| Application number | Title of the application | Filing Date | Status |
|---|
| 06/731633 | DATA COMMUNICATION SYSTEM AND METHOD OF OPERATION THEREOF | May 6, 1985 | Abandoned |
| 06/730929 | COMPUTER SYSTEM WITH DATA RESIDENCY TRANSPARENCY AND DATA ACCESS TRANSPARENCY | May 5, 1985 | Abandoned |
Array
(
[id] => 2457958
[patent_doc_number] => 04768164
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-08-30
[patent_title] => 'Word processor with font exchanging font synthesizing mode, and spacing mode of operation'
[patent_app_type] => 1
[patent_app_number] => 6/730336
[patent_app_country] => US
[patent_app_date] => 1985-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 9741
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/768/04768164.pdf
[firstpage_image] =>[orig_patent_app_number] => 730336
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/730336 | Word processor with font exchanging font synthesizing mode, and spacing mode of operation | May 2, 1985 | Issued |
Array
(
[id] => 2455829
[patent_doc_number] => 04755964
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-07-05
[patent_title] => 'Memory control circuit permitting microcomputer system to utilize static and dynamic rams'
[patent_app_type] => 1
[patent_app_number] => 6/725019
[patent_app_country] => US
[patent_app_date] => 1985-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1747
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/755/04755964.pdf
[firstpage_image] =>[orig_patent_app_number] => 725019
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/725019 | Memory control circuit permitting microcomputer system to utilize static and dynamic rams | Apr 18, 1985 | Issued |
Array
(
[id] => 2398167
[patent_doc_number] => 04754428
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-28
[patent_title] => 'Apparatus and method of distributing documents to remote terminals with different formats'
[patent_app_type] => 1
[patent_app_number] => 6/723617
[patent_app_country] => US
[patent_app_date] => 1985-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 22377
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/754/04754428.pdf
[firstpage_image] =>[orig_patent_app_number] => 723617
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/723617 | Apparatus and method of distributing documents to remote terminals with different formats | Apr 14, 1985 | Issued |
Array
(
[id] => 2396773
[patent_doc_number] => 04794517
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-27
[patent_title] => 'Three phased pipelined signal processor'
[patent_app_type] => 1
[patent_app_number] => 6/723991
[patent_app_country] => US
[patent_app_date] => 1985-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 37
[patent_no_of_words] => 16698
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/794/04794517.pdf
[firstpage_image] =>[orig_patent_app_number] => 723991
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/723991 | Three phased pipelined signal processor | Apr 14, 1985 | Issued |
| 06/719507 | COMPUTER SYSTEM WITH REAL-TIME LANGUAGE PROCESSING BY IMMEDIATELY TRANSFERRING CONTROL FROM COMPILER TO EDITOR UPON ACTUATION OF A KEYSTOROKE | Apr 2, 1985 | Abandoned |
| 06/719772 | BRIDGING FACILITY FOR SUPPORTING MULTIPLE OPERATING SYSTEMS VIA A SHELL | Apr 2, 1985 | Abandoned |
| 06/714915 | INTEGRATED CIRCUIT HAVING PROCESSOR COUPLED BY COMMON BUS TO PROGRAMMABLE READ ONLLLY MEMORY FOR PROCESSOR OPERATION AND PROCESSOR UNCOUPLED FROM COMMON BUS WHEN PROGRAMMING READ ONLY MEMORY FROM EXTERNAL DEVICE | Mar 21, 1985 | Abandoned |
Array
(
[id] => 2638246
[patent_doc_number] => 04916603
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-10
[patent_title] => 'Distributed reference and change table for a virtual memory system'
[patent_app_type] => 1
[patent_app_number] => 7/170483
[patent_app_country] => US
[patent_app_date] => 1985-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 6260
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/916/04916603.pdf
[firstpage_image] =>[orig_patent_app_number] => 170483
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/170483 | Distributed reference and change table for a virtual memory system | Mar 17, 1985 | Issued |
| 06/704550 | MEMORY ACCESS CONTROL APPARATUS | Feb 21, 1985 | Abandoned |
Array
(
[id] => 2346208
[patent_doc_number] => 04713753
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-12-15
[patent_title] => 'Secure data processing system architecture with format control'
[patent_app_type] => 1
[patent_app_number] => 6/703638
[patent_app_country] => US
[patent_app_date] => 1985-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 8184
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/713/04713753.pdf
[firstpage_image] =>[orig_patent_app_number] => 703638
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/703638 | Secure data processing system architecture with format control | Feb 20, 1985 | Issued |
| 06/699688 | DATA PROCESSING APPARATUS FOR PROCESSING BRANCH INSTRUCTION | Feb 10, 1985 | Abandoned |
| 06/704246 | METHOD AND APPARATUS FOR MONITORING THE TRANSMISSION OF INFORMATION BETWEEN THE CENTRAL UNIT OF A PROGRAMMABLE CONTROLLER AND THE INPUT/ OUTPUT CIRCUITS CONNECTED TO THE SENSORS AND/OR THE ACTUATORS OF THE CONTROLLED PROCESS | Feb 3, 1985 | Abandoned |
Array
(
[id] => 2390251
[patent_doc_number] => 04775956
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-10-04
[patent_title] => 'Method and system for information storing and retrieval using word stems and derivative pattern codes representing familes of affixes'
[patent_app_type] => 1
[patent_app_number] => 6/696080
[patent_app_country] => US
[patent_app_date] => 1985-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 4843
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/775/04775956.pdf
[firstpage_image] =>[orig_patent_app_number] => 696080
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/696080 | Method and system for information storing and retrieval using word stems and derivative pattern codes representing familes of affixes | Jan 28, 1985 | Issued |
Array
(
[id] => 2452430
[patent_doc_number] => 04750107
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-06-07
[patent_title] => 'Printer-tape data link processor with DMA slave controller which automatically switches between dual output control data chomels'
[patent_app_type] => 1
[patent_app_number] => 6/689209
[patent_app_country] => US
[patent_app_date] => 1985-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 7065
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 469
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/750/04750107.pdf
[firstpage_image] =>[orig_patent_app_number] => 689209
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/689209 | Printer-tape data link processor with DMA slave controller which automatically switches between dual output control data chomels | Jan 6, 1985 | Issued |
Array
(
[id] => 2452892
[patent_doc_number] => 04740914
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-04-26
[patent_title] => 'Address generator'
[patent_app_type] => 1
[patent_app_number] => 6/687786
[patent_app_country] => US
[patent_app_date] => 1984-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 2071
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/740/04740914.pdf
[firstpage_image] =>[orig_patent_app_number] => 687786
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/687786 | Address generator | Dec 30, 1984 | Issued |
| 06/686565 | TAILORED DOCUMENT BUILDING | Dec 25, 1984 | Abandoned |
Array
(
[id] => 2431675
[patent_doc_number] => 04774654
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-09-27
[patent_title] => 'Apparatus and method for prefetching subblocks from a low speed memory to a high speed memory of a memory hierarchy depending upon state of replacing bit in the low speed memory'
[patent_app_type] => 1
[patent_app_number] => 6/685527
[patent_app_country] => US
[patent_app_date] => 1984-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3433
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/774/04774654.pdf
[firstpage_image] =>[orig_patent_app_number] => 685527
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/685527 | Apparatus and method for prefetching subblocks from a low speed memory to a high speed memory of a memory hierarchy depending upon state of replacing bit in the low speed memory | Dec 23, 1984 | Issued |
Array
(
[id] => 2322782
[patent_doc_number] => 04686649
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-08-11
[patent_title] => 'Word processor with alternative formatted and unformatted display modes'
[patent_app_type] => 1
[patent_app_number] => 6/681420
[patent_app_country] => US
[patent_app_date] => 1984-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 78
[patent_figures_cnt] => 115
[patent_no_of_words] => 42631
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/686/04686649.pdf
[firstpage_image] =>[orig_patent_app_number] => 681420
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/681420 | Word processor with alternative formatted and unformatted display modes | Dec 12, 1984 | Issued |