Thomas E. Lazo

Array ( [id] => 987490 [patent_doc_number] => 06925431 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-02 [patent_title] => 'Method and system for predicting communication delays of detailed application workloads' [patent_app_type] => utility [patent_app_number] => 09/632522 [patent_app_country] => US [patent_app_date] => 2000-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9951 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/925/06925431.pdf [firstpage_image] =>[orig_patent_app_number] => 09632522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 683985 [patent_doc_number] => 07085697 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-01 [patent_title] => 'Method and system for designing or deploying a communications network which considers component attributes' [patent_app_type] => utility [patent_app_number] => 09/632853 [patent_app_country] => US [patent_app_date] => 2000-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 17335 [patent_no_of_claims] => 55 [patent_no_of_ind_claims] => 17 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/085/07085697.pdf [firstpage_image] =>[orig_patent_app_number] => 09632853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 671212 [patent_doc_number] => 07096173 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-22 [patent_title] => 'Method and system for designing or deploying a communications network which allows simultaneous selection of multiple components' [patent_app_type] => utility [patent_app_number] => 09/633122 [patent_app_country] => US [patent_app_date] => 2000-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 22 [patent_no_of_words] => 17305 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/096/07096173.pdf [firstpage_image] =>[orig_patent_app_number] => 09633122 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 970986 [patent_doc_number] => 06941256 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-09-06 [patent_title] => 'Bus structure, database and method of designing interface' [patent_app_type] => utility [patent_app_number] => 09/620474 [patent_app_country] => US [patent_app_date] => 2000-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 25 [patent_no_of_words] => 8562 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/941/06941256.pdf [firstpage_image] =>[orig_patent_app_number] => 09620474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 756873 [patent_doc_number] => 07024344 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-04-04 [patent_title] => 'Calculation method for physical body deformation under load propagation' [patent_app_type] => utility [patent_app_number] => 09/856179 [patent_app_country] => US [patent_app_date] => 2000-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8286 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 414 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/024/07024344.pdf [firstpage_image] =>[orig_patent_app_number] => 09856179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7600278 [patent_doc_number] => 07386432 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-06-10 [patent_title] => 'Web simulator' [patent_app_type] => utility [patent_app_number] => 09/603604 [patent_app_country] => US [patent_app_date] => 2000-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 36 [patent_no_of_words] => 2923 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/386/07386432.pdf [firstpage_image] =>[orig_patent_app_number] => 09603604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 666308 [patent_doc_number] => 07103522 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-05 [patent_title] => 'Methods for estimating the body voltage of digital partially depleted silicon-on-insulator circuits' [patent_app_type] => utility [patent_app_number] => 09/591270 [patent_app_country] => US [patent_app_date] => 2000-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 26 [patent_no_of_words] => 10791 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 307 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/103/07103522.pdf [firstpage_image] =>[orig_patent_app_number] => 09591270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 937080 [patent_doc_number] => 06975972 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-12-13 [patent_title] => 'Dynamic association of equations to unknowns during simulations of systems described by hardware description languages' [patent_app_type] => utility [patent_app_number] => 09/590796 [patent_app_country] => US [patent_app_date] => 2000-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2907 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/975/06975972.pdf [firstpage_image] =>[orig_patent_app_number] => 09590796 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 945512 [patent_doc_number] => 06968305 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-22 [patent_title] => 'Circuit-level memory and combinational block modeling' [patent_app_type] => utility [patent_app_number] => 09/586191 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5270 [patent_no_of_claims] => 51 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/968/06968305.pdf [firstpage_image] =>[orig_patent_app_number] => 09586191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 700538 [patent_doc_number] => 07072820 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-07-04 [patent_title] => 'Accessing state information in a hardware/software co-simulation' [patent_app_type] => utility [patent_app_number] => 09/587496 [patent_app_country] => US [patent_app_date] => 2000-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5826 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/072/07072820.pdf [firstpage_image] =>[orig_patent_app_number] => 09587496 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 974900 [patent_doc_number] => 06937970 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-30 [patent_title] => 'Multichannel synchronized communication' [patent_app_type] => utility [patent_app_number] => 09/580223 [patent_app_country] => US [patent_app_date] => 2000-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4363 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/937/06937970.pdf [firstpage_image] =>[orig_patent_app_number] => 09580223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1096876 [patent_doc_number] => 06826519 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-30 [patent_title] => 'Optical path simulation CAD system and method' [patent_app_type] => B1 [patent_app_number] => 09/577593 [patent_app_country] => US [patent_app_date] => 2000-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 8219 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/826/06826519.pdf [firstpage_image] =>[orig_patent_app_number] => 09577593 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 921654 [patent_doc_number] => 07325010 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-01-29 [patent_title] => 'Information modeling method and database searching method using the information modeling method' [patent_app_type] => utility [patent_app_number] => 10/168466 [patent_app_country] => US [patent_app_date] => 2000-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4069 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/325/07325010.pdf [firstpage_image] =>[orig_patent_app_number] => 10168466 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1007583 [patent_doc_number] => 06907394 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-14 [patent_title] => 'Device for simulating circuits, method for simulating the same, and recording medium' [patent_app_type] => utility [patent_app_number] => 09/570389 [patent_app_country] => US [patent_app_date] => 2000-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 30 [patent_no_of_words] => 4830 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/907/06907394.pdf [firstpage_image] =>[orig_patent_app_number] => 09570389 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7611444 [patent_doc_number] => 06904397 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-06-07 [patent_title] => 'System and method for assisting in the development and integration of reusable circuit designs' [patent_app_type] => utility [patent_app_number] => 09/510203 [patent_app_country] => US [patent_app_date] => 2000-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3759 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/904/06904397.pdf [firstpage_image] =>[orig_patent_app_number] => 09510203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1278511 [patent_doc_number] => 06654712 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'Method to reduce skew in clock signal distribution using balanced wire widths' [patent_app_type] => B1 [patent_app_number] => 09/507508 [patent_app_country] => US [patent_app_date] => 2000-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3135 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 288 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/654/06654712.pdf [firstpage_image] =>[orig_patent_app_number] => 09507508 [rel_patent_id] =>[rel_patent_doc_number] =>)