Thomas E. Lazo

Array ( [id] => 152710 [patent_doc_number] => 07679134 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-03-16 [patent_title] => 'FinFET device with multiple fin structures' [patent_app_type] => utility [patent_app_number] => 10/754515 [patent_app_country] => US [patent_app_date] => 2004-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2126 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/679/07679134.pdf [firstpage_image] =>[orig_patent_app_number] => 10754515 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7421083 [patent_doc_number] => 20040183158 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-23 [patent_title] => 'High-voltage integrated vertical resistor and manufacturing process thereof' [patent_app_type] => new [patent_app_number] => 10/756203 [patent_app_country] => US [patent_app_date] => 2004-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3815 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20040183158.pdf [firstpage_image] =>[orig_patent_app_number] => 10756203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 585761 [patent_doc_number] => 07449718 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-11 [patent_title] => 'Semiconductor device and method of manufacturing thereof' [patent_app_type] => utility [patent_app_number] => 10/749552 [patent_app_country] => US [patent_app_date] => 2004-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 31 [patent_no_of_words] => 12371 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/449/07449718.pdf [firstpage_image] =>[orig_patent_app_number] => 10749552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 979319 [patent_doc_number] => 06930324 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-16 [patent_title] => 'Device architecture and process for improved vertical memory arrays' [patent_app_type] => utility [patent_app_number] => 10/748332 [patent_app_country] => US [patent_app_date] => 2003-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3785 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/930/06930324.pdf [firstpage_image] =>[orig_patent_app_number] => 10748332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7318886 [patent_doc_number] => 20040135211 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/743771 [patent_app_country] => US [patent_app_date] => 2003-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 49 [patent_no_of_words] => 12204 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20040135211.pdf [firstpage_image] =>[orig_patent_app_number] => 10743771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 988400 [patent_doc_number] => 06921955 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-26 [patent_title] => 'Noise-proof semiconductor device having a Hall effect element' [patent_app_type] => utility [patent_app_number] => 10/745261 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4275 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/921/06921955.pdf [firstpage_image] =>[orig_patent_app_number] => 10745261 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1006118 [patent_doc_number] => 06906420 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-14 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/737911 [patent_app_country] => US [patent_app_date] => 2003-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 58 [patent_no_of_words] => 15956 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/906/06906420.pdf [firstpage_image] =>[orig_patent_app_number] => 10737911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7058927 [patent_doc_number] => 20050001286 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-06 [patent_title] => 'Memory device with vertical transistors and deep trench capacitors and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/738472 [patent_app_country] => US [patent_app_date] => 2003-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2116 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20050001286.pdf [firstpage_image] =>[orig_patent_app_number] => 10738472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 559735 [patent_doc_number] => 07161210 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-09 [patent_title] => 'Semiconductor device with source and drain regions' [patent_app_type] => utility [patent_app_number] => 10/738002 [patent_app_country] => US [patent_app_date] => 2003-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 5753 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/161/07161210.pdf [firstpage_image] =>[orig_patent_app_number] => 10738002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7120397 [patent_doc_number] => 20050012226 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-20 [patent_title] => 'Chip package structure' [patent_app_type] => utility [patent_app_number] => 10/737011 [patent_app_country] => US [patent_app_date] => 2003-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2225 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20050012226.pdf [firstpage_image] =>[orig_patent_app_number] => 10737011 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7260179 [patent_doc_number] => 20040150052 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-05 [patent_title] => 'Integrated electronic device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/737721 [patent_app_country] => US [patent_app_date] => 2003-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5484 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20040150052.pdf [firstpage_image] =>[orig_patent_app_number] => 10737721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296009 [patent_doc_number] => 20040124545 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'High density integrated circuits and the method of packaging the same' [patent_app_type] => new [patent_app_number] => 10/736486 [patent_app_country] => US [patent_app_date] => 2003-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6421 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124545.pdf [firstpage_image] =>[orig_patent_app_number] => 10736486 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7295900 [patent_doc_number] => 20040124465 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-01 [patent_title] => 'Super-junction semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/735501 [patent_app_country] => US [patent_app_date] => 2003-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 20799 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20040124465.pdf [firstpage_image] =>[orig_patent_app_number] => 10735501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7456862 [patent_doc_number] => 20040119124 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-24 [patent_title] => 'Semiconductor device and manufacturing method for silicon oxynitride film' [patent_app_type] => new [patent_app_number] => 10/732511 [patent_app_country] => US [patent_app_date] => 2003-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 5536 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20040119124.pdf [firstpage_image] =>[orig_patent_app_number] => 10732511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 712260 [patent_doc_number] => 07057263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-06 [patent_title] => 'Semiconductor wafer assemblies comprising photoresist over silicon nitride materials' [patent_app_type] => utility [patent_app_number] => 10/734419 [patent_app_country] => US [patent_app_date] => 2003-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 15 [patent_no_of_words] => 5156 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/057/07057263.pdf [firstpage_image] =>[orig_patent_app_number] => 10734419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 770216 [patent_doc_number] => 07005721 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'RF passive circuit and RF amplifier with via-holes' [patent_app_type] => utility [patent_app_number] => 10/731821 [patent_app_country] => US [patent_app_date] => 2003-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 29 [patent_no_of_words] => 6795 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005721.pdf [firstpage_image] =>[orig_patent_app_number] => 10731821 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086616 [patent_doc_number] => 20050006728 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/730101 [patent_app_country] => US [patent_app_date] => 2003-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8556 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006728.pdf [firstpage_image] =>[orig_patent_app_number] => 10730101 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6969659 [patent_doc_number] => 20050035369 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-17 [patent_title] => 'Structure and method of forming integrated circuits utilizing strained channel transistors' [patent_app_type] => utility [patent_app_number] => 10/729092 [patent_app_country] => US [patent_app_date] => 2003-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5380 [patent_no_of_claims] => 77 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20050035369.pdf [firstpage_image] =>[orig_patent_app_number] => 10729092 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1037869 [patent_doc_number] => 06873021 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-03-29 [patent_title] => 'MOS transistors having higher drain current without reduced breakdown voltage' [patent_app_type] => utility [patent_app_number] => 10/725641 [patent_app_country] => US [patent_app_date] => 2003-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5455 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/873/06873021.pdf [firstpage_image] =>[orig_patent_app_number] => 10725641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 700264 [patent_doc_number] => 07067923 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-27 [patent_title] => 'Semiconductor device having hall-effect and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/726392 [patent_app_country] => US [patent_app_date] => 2003-12-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6887 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/067/07067923.pdf [firstpage_image] =>[orig_patent_app_number] => 10726392 [rel_patent_id] =>[rel_patent_doc_number] =>)