Thomas E. Lazo

Array ( [id] => 4301459 [patent_doc_number] => 06198149 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Semiconductor device having novel insulating film structure' [patent_app_type] => 1 [patent_app_number] => 8/850839 [patent_app_country] => US [patent_app_date] => 1997-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 96 [patent_no_of_words] => 19057 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198149.pdf [firstpage_image] =>[orig_patent_app_number] => 850839 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366802 [patent_doc_number] => 06255740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Semiconductor device having a lead portion with outer connecting terminals' [patent_app_type] => 1 [patent_app_number] => 8/847222 [patent_app_country] => US [patent_app_date] => 1997-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 135 [patent_no_of_words] => 21960 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255740.pdf [firstpage_image] =>[orig_patent_app_number] => 847222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4203760 [patent_doc_number] => 06013954 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Semiconductor wafer having distortion-free alignment regions' [patent_app_type] => 1 [patent_app_number] => 8/828669 [patent_app_country] => US [patent_app_date] => 1997-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3138 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/013/06013954.pdf [firstpage_image] =>[orig_patent_app_number] => 828669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4389717 [patent_doc_number] => 06262451 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Electrode structure for transistors, non-volatile memories and the like' [patent_app_type] => 1 [patent_app_number] => 8/816707 [patent_app_country] => US [patent_app_date] => 1997-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 2886 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/262/06262451.pdf [firstpage_image] =>[orig_patent_app_number] => 816707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4210237 [patent_doc_number] => 06078097 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Lead frame' [patent_app_type] => 1 [patent_app_number] => 8/787659 [patent_app_country] => US [patent_app_date] => 1997-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 29 [patent_no_of_words] => 5608 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078097.pdf [firstpage_image] =>[orig_patent_app_number] => 787659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3987797 [patent_doc_number] => 05861668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Semiconductor package' [patent_app_type] => 1 [patent_app_number] => 8/785695 [patent_app_country] => US [patent_app_date] => 1997-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2180 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/861/05861668.pdf [firstpage_image] =>[orig_patent_app_number] => 785695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4190951 [patent_doc_number] => 06093959 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Lead frame having supporters and semiconductor package using same' [patent_app_type] => 1 [patent_app_number] => 8/785019 [patent_app_country] => US [patent_app_date] => 1997-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1691 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093959.pdf [firstpage_image] =>[orig_patent_app_number] => 785019 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4176926 [patent_doc_number] => 06140703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Semiconductor metallization structure' [patent_app_type] => 1 [patent_app_number] => 8/774304 [patent_app_country] => US [patent_app_date] => 1996-12-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1981 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/140/06140703.pdf [firstpage_image] =>[orig_patent_app_number] => 774304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4009679 [patent_doc_number] => 06005287 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Semiconductor device, and lead frame used therefor' [patent_app_type] => 1 [patent_app_number] => 8/743047 [patent_app_country] => US [patent_app_date] => 1996-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 5657 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/005/06005287.pdf [firstpage_image] =>[orig_patent_app_number] => 743047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1193846 [patent_doc_number] => 06731008 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-04 [patent_title] => 'Semiconductor device with conductive contact layer structure' [patent_app_type] => B1 [patent_app_number] => 08/726733 [patent_app_country] => US [patent_app_date] => 1996-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 43 [patent_no_of_words] => 10862 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/731/06731008.pdf [firstpage_image] =>[orig_patent_app_number] => 08726733 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4360721 [patent_doc_number] => 06218710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Method to ensure isolation between source-drain and gate electrode using self aligned silicidation' [patent_app_type] => 1 [patent_app_number] => 8/724148 [patent_app_country] => US [patent_app_date] => 1996-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2285 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 202 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218710.pdf [firstpage_image] =>[orig_patent_app_number] => 724148 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4275446 [patent_doc_number] => 06307264 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Semiconductor device, active matrix substrate and process for production thereof' [patent_app_type] => 1 [patent_app_number] => 8/714437 [patent_app_country] => US [patent_app_date] => 1996-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 44 [patent_no_of_words] => 3910 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 120 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/307/06307264.pdf [firstpage_image] =>[orig_patent_app_number] => 714437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4010073 [patent_doc_number] => 05859458 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Semiconductor device containing a silicon-rich layer' [patent_app_type] => 1 [patent_app_number] => 8/652861 [patent_app_country] => US [patent_app_date] => 1996-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3674 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859458.pdf [firstpage_image] =>[orig_patent_app_number] => 652861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189042 [patent_doc_number] => 06150671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-21 [patent_title] => 'Semiconductor device having high channel mobility and a high breakdown voltage for high power applications' [patent_app_type] => 1 [patent_app_number] => 8/636943 [patent_app_country] => US [patent_app_date] => 1996-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 3903 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/150/06150671.pdf [firstpage_image] =>[orig_patent_app_number] => 636943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3918537 [patent_doc_number] => 06002181 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-14 [patent_title] => 'Structure of resin molded type semiconductor device with embedded thermal dissipator' [patent_app_type] => 1 [patent_app_number] => 8/551917 [patent_app_country] => US [patent_app_date] => 1995-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 5272 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/002/06002181.pdf [firstpage_image] =>[orig_patent_app_number] => 551917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411945 [patent_doc_number] => 06172417 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Integrated semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 8/535677 [patent_app_country] => US [patent_app_date] => 1995-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3407 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/172/06172417.pdf [firstpage_image] =>[orig_patent_app_number] => 535677 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553017 [patent_doc_number] => 06400011 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Semiconductor laser module' [patent_app_type] => B1 [patent_app_number] => 08/467052 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1401 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/400/06400011.pdf [firstpage_image] =>[orig_patent_app_number] => 08467052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1552823 [patent_doc_number] => 06399976 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-04 [patent_title] => 'Shrink-wrap collar for DRAM deep trenches' [patent_app_type] => B1 [patent_app_number] => 08/467353 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 5626 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/399/06399976.pdf [firstpage_image] =>[orig_patent_app_number] => 08467353 [rel_patent_id] =>[rel_patent_doc_number] =>)