Aug 4, 2005 | Issued | Array
(
[id] => 5049015
[patent_doc_number] => 20070029559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-08
[patent_title] => 'Light emitting chip carrier structure'
[patent_app_type] => utility
[patent_app_number] => 11/196428
[patent_app_country] => US
[patent_app_date] => 2005-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 1368
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20070029559.pdf
[firstpage_image] =>[orig_patent_app_number] => 11196428
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/196428 | Light emitting chip carrier structure | Aug 3, 2005 | Abandoned |
Array
(
[id] => 5589493
[patent_doc_number] => 20060038944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-23
[patent_title] => 'Mask, thin film transistor substrate, method of manufacturing the thin film transistor substrate using the mask, and display apparatus using the thin film transistor substrate'
[patent_app_type] => utility
[patent_app_number] => 11/198818
[patent_app_country] => US
[patent_app_date] => 2005-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7915
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20060038944.pdf
[firstpage_image] =>[orig_patent_app_number] => 11198818
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/198818 | Mask, thin film transistor substrate, method of manufacturing the thin film transistor substrate using the mask, and display apparatus using the thin film transistor substrate | Aug 3, 2005 | Abandoned |
Array
(
[id] => 5878046
[patent_doc_number] => 20060027861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-09
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/195869
[patent_app_country] => US
[patent_app_date] => 2005-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7799
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20060027861.pdf
[firstpage_image] =>[orig_patent_app_number] => 11195869
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/195869 | Semiconductor device with voltage sustaining region formed along a trench | Aug 2, 2005 | Issued |
Array
(
[id] => 5049111
[patent_doc_number] => 20070029655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-08
[patent_title] => 'Jig structure for manufacturin a stacked memory card'
[patent_app_type] => utility
[patent_app_number] => 11/195218
[patent_app_country] => US
[patent_app_date] => 2005-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 653
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0029/20070029655.pdf
[firstpage_image] =>[orig_patent_app_number] => 11195218
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/195218 | Jig structure for manufacturin a stacked memory card | Aug 1, 2005 | Abandoned |
Array
(
[id] => 5766379
[patent_doc_number] => 20050264176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Active matrix substrate, method of manufacturing active matrix substrate, and intermediate transfer substrate for manufacturing active matrix substrate'
[patent_app_type] => utility
[patent_app_number] => 11/191219
[patent_app_country] => US
[patent_app_date] => 2005-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12050
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20050264176.pdf
[firstpage_image] =>[orig_patent_app_number] => 11191219
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/191219 | Active matrix substrate, method of manufacturing active matrix substrate, and intermediate transfer substrate for manufacturing active matrix substrate | Jul 27, 2005 | Abandoned |
Array
(
[id] => 5680909
[patent_doc_number] => 20060197176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-07
[patent_title] => 'Electronic subassembly having conductive layer, conductive film and method of making the same'
[patent_app_type] => utility
[patent_app_number] => 11/188859
[patent_app_country] => US
[patent_app_date] => 2005-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2749
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20060197176.pdf
[firstpage_image] =>[orig_patent_app_number] => 11188859
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/188859 | Electronic subassembly having conductive layer, conductive film and method of making the same | Jul 25, 2005 | Abandoned |
Array
(
[id] => 5123513
[patent_doc_number] => 20070235783
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2007-10-11
[patent_title] => 'Semiconductor constructions, memory arrays, electronic systems, and methods of forming semiconductor constructions'
[patent_app_type] => utility
[patent_app_number] => 11/185186
[patent_app_country] => US
[patent_app_date] => 2005-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6419
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A9/0235/20070235783.pdf
[firstpage_image] =>[orig_patent_app_number] => 11185186
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/185186 | Semiconductor constructions, memory arrays, electronic systems, and methods of forming semiconductor constructions | Jul 18, 2005 | Abandoned |
Array
(
[id] => 5242381
[patent_doc_number] => 20070020876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-25
[patent_title] => 'Integrated circuitry, dynamic random access memory cells, electronic systems, and semiconductor processing methods'
[patent_app_type] => utility
[patent_app_number] => 11/185184
[patent_app_country] => US
[patent_app_date] => 2005-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6192
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 21
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0020/20070020876.pdf
[firstpage_image] =>[orig_patent_app_number] => 11185184
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/185184 | Integrated circuitry, dynamic random access memory cells, electronic systems, and semiconductor processing methods | Jul 18, 2005 | Abandoned |
Array
(
[id] => 5765845
[patent_doc_number] => 20050263857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Electronic device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/165224
[patent_app_country] => US
[patent_app_date] => 2005-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 13056
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0263/20050263857.pdf
[firstpage_image] =>[orig_patent_app_number] => 11165224
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/165224 | Method for fabricating a dual damascene contact in an insulating film having density gradually varying in the thickness direction | Jun 23, 2005 | Issued |
Array
(
[id] => 196510
[patent_doc_number] => 07635857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-22
[patent_title] => 'Transistor having soluble layers'
[patent_app_type] => utility
[patent_app_number] => 11/135278
[patent_app_country] => US
[patent_app_date] => 2005-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 22
[patent_no_of_words] => 16011
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/635/07635857.pdf
[firstpage_image] =>[orig_patent_app_number] => 11135278
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/135278 | Transistor having soluble layers | May 23, 2005 | Issued |
Array
(
[id] => 5622931
[patent_doc_number] => 20060261436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-23
[patent_title] => 'Electronic device including a trench field isolation region and a process for forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/132936
[patent_app_country] => US
[patent_app_date] => 2005-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5983
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0261/20060261436.pdf
[firstpage_image] =>[orig_patent_app_number] => 11132936
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/132936 | Electronic device including a trench field isolation region and a process for forming the same | May 18, 2005 | Abandoned |
Array
(
[id] => 7205857
[patent_doc_number] => 20050258426
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-24
[patent_title] => 'Organic light emitting display device'
[patent_app_type] => utility
[patent_app_number] => 11/125108
[patent_app_country] => US
[patent_app_date] => 2005-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2367
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20050258426.pdf
[firstpage_image] =>[orig_patent_app_number] => 11125108
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/125108 | Organic light emitting display device | May 9, 2005 | Abandoned |
Array
(
[id] => 5892635
[patent_doc_number] => 20060001172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Hermetic seal cover and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/124498
[patent_app_country] => US
[patent_app_date] => 2005-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3321
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20060001172.pdf
[firstpage_image] =>[orig_patent_app_number] => 11124498
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/124498 | Seal cover structure comprising a nickel-tin (Ni—Sn) alloy barrier layer formed between a nickel (Ni) plating layer and a gold-tin (Au—Sn) brazing layer having Sn content of 20.65 to 25 WT % formed on the seal cover main body | May 5, 2005 | Issued |