
Thomas E. Worden
Examiner (ID: 706)
| Most Active Art Unit | 3669 |
| Art Unit(s) | 3669, 3658, 3663 |
| Total Applications | 389 |
| Issued Applications | 225 |
| Pending Applications | 12 |
| Abandoned Applications | 151 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 770292
[patent_doc_number] => 07005744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Conductor line stack having a top portion of a second layer that is smaller than the bottom portion'
[patent_app_type] => utility
[patent_app_number] => 10/605308
[patent_app_country] => US
[patent_app_date] => 2003-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5883
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005744.pdf
[firstpage_image] =>[orig_patent_app_number] => 10605308
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/605308 | Conductor line stack having a top portion of a second layer that is smaller than the bottom portion | Sep 21, 2003 | Issued |
Array
(
[id] => 6971820
[patent_doc_number] => 20050037530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-02-17
[patent_title] => 'Floating gate memory structures and fabrication methods'
[patent_app_type] => utility
[patent_app_number] => 10/658934
[patent_app_country] => US
[patent_app_date] => 2003-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2385
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20050037530.pdf
[firstpage_image] =>[orig_patent_app_number] => 10658934
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/658934 | Floating gate memory structures and fabrication methods | Sep 8, 2003 | Abandoned |
Array
(
[id] => 7169095
[patent_doc_number] => 20050121730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-09
[patent_title] => 'Protective device'
[patent_app_type] => utility
[patent_app_number] => 10/505438
[patent_app_country] => US
[patent_app_date] => 2003-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 16526
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20050121730.pdf
[firstpage_image] =>[orig_patent_app_number] => 10505438
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/505438 | Protective device | Sep 7, 2003 | Abandoned |
Array
(
[id] => 7022888
[patent_doc_number] => 20050017282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-27
[patent_title] => 'DRAM BURIED STRAP PROCESS WITH SILICON CARBIDE'
[patent_app_type] => utility
[patent_app_number] => 10/604488
[patent_app_country] => US
[patent_app_date] => 2003-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4402
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20050017282.pdf
[firstpage_image] =>[orig_patent_app_number] => 10604488
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/604488 | DRAM BURIED STRAP PROCESS WITH SILICON CARBIDE | Jul 24, 2003 | Abandoned |
Array
(
[id] => 754200
[patent_doc_number] => 07018852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-03-28
[patent_title] => 'Methods for single qubit gate teleportation'
[patent_app_type] => utility
[patent_app_number] => 10/628128
[patent_app_country] => US
[patent_app_date] => 2003-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 12987
[patent_no_of_claims] => 51
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/018/07018852.pdf
[firstpage_image] =>[orig_patent_app_number] => 10628128
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/628128 | Methods for single qubit gate teleportation | Jul 24, 2003 | Issued |
Array
(
[id] => 7306247
[patent_doc_number] => 20040141300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-22
[patent_title] => 'Fluorescence detection method and fluorescence detection device'
[patent_app_type] => new
[patent_app_number] => 10/623738
[patent_app_country] => US
[patent_app_date] => 2003-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2835
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0141/20040141300.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623738
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623738 | Fluorescence detection method and fluorescence detection device | Jul 21, 2003 | Abandoned |
Array
(
[id] => 979388
[patent_doc_number] => 06930394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-08-16
[patent_title] => 'Electronic device includes an insulating film having density or carbon concentration varying gradually in the direction of the thickness and a conductive film formed therein'
[patent_app_type] => utility
[patent_app_number] => 10/621638
[patent_app_country] => US
[patent_app_date] => 2003-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 13068
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/930/06930394.pdf
[firstpage_image] =>[orig_patent_app_number] => 10621638
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/621638 | Electronic device includes an insulating film having density or carbon concentration varying gradually in the direction of the thickness and a conductive film formed therein | Jul 17, 2003 | Issued |
Array
(
[id] => 7295794
[patent_doc_number] => 20040124433
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-01
[patent_title] => 'Process for fabricating, and light emitting device resulting from, a homogenously mixed powder/pelletized compound'
[patent_app_type] => new
[patent_app_number] => 10/623229
[patent_app_country] => US
[patent_app_date] => 2003-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1139
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20040124433.pdf
[firstpage_image] =>[orig_patent_app_number] => 10623229
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/623229 | Process for fabricating, and light emitting device resulting from, a homogenously mixed powder/pelletized compound | Jul 17, 2003 | Abandoned |
Array
(
[id] => 1140941
[patent_doc_number] => 06781201
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-08-24
[patent_title] => 'Semiconductor device including power MOSFET and peripheral MOSFET device having gate electrodes formed in the trenches'
[patent_app_type] => B2
[patent_app_number] => 10/621488
[patent_app_country] => US
[patent_app_date] => 2003-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 7382
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/781/06781201.pdf
[firstpage_image] =>[orig_patent_app_number] => 10621488
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/621488 | Semiconductor device including power MOSFET and peripheral MOSFET device having gate electrodes formed in the trenches | Jul 17, 2003 | Issued |
Array
(
[id] => 7061298
[patent_doc_number] => 20050003659
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'Transparent inter-metal dielectric stack for CMOS image sensors'
[patent_app_type] => utility
[patent_app_number] => 10/613849
[patent_app_country] => US
[patent_app_date] => 2003-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4205
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20050003659.pdf
[firstpage_image] =>[orig_patent_app_number] => 10613849
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/613849 | Transparent inter-metal dielectric stack for CMOS image sensors | Jul 2, 2003 | Abandoned |
Array
(
[id] => 7375502
[patent_doc_number] => 20040178470
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Semiconductor memory device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/611229
[patent_app_country] => US
[patent_app_date] => 2003-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 9088
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20040178470.pdf
[firstpage_image] =>[orig_patent_app_number] => 10611229
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/611229 | Semiconductor memory device and method of manufacturing the same | Jul 1, 2003 | Abandoned |
Array
(
[id] => 7304820
[patent_doc_number] => 20040140474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-22
[patent_title] => 'Semiconductor light-emitting device, method for fabricating the same and method for bonding the same'
[patent_app_type] => new
[patent_app_number] => 10/600659
[patent_app_country] => US
[patent_app_date] => 2003-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13472
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20040140474.pdf
[firstpage_image] =>[orig_patent_app_number] => 10600659
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/600659 | Semiconductor light-emitting device, method for fabricating the same and method for bonding the same | Jun 22, 2003 | Abandoned |
Array
(
[id] => 1024562
[patent_doc_number] => 06884693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-26
[patent_title] => 'Silicon-on-insulator wafer and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/600724
[patent_app_country] => US
[patent_app_date] => 2003-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4042
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/884/06884693.pdf
[firstpage_image] =>[orig_patent_app_number] => 10600724
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/600724 | Silicon-on-insulator wafer and method of manufacturing the same | Jun 19, 2003 | Issued |
Array
(
[id] => 7609864
[patent_doc_number] => 06998323
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-14
[patent_title] => 'Method of manufacturing a ferroelectric capacitor having iridium oxide lower electrode'
[patent_app_type] => utility
[patent_app_number] => 10/461858
[patent_app_country] => US
[patent_app_date] => 2003-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 53
[patent_no_of_words] => 7592
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/998/06998323.pdf
[firstpage_image] =>[orig_patent_app_number] => 10461858
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/461858 | Method of manufacturing a ferroelectric capacitor having iridium oxide lower electrode | Jun 10, 2003 | Issued |
Array
(
[id] => 7357104
[patent_doc_number] => 20040004264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-08
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => new
[patent_app_number] => 10/445109
[patent_app_country] => US
[patent_app_date] => 2003-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6661
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0004/20040004264.pdf
[firstpage_image] =>[orig_patent_app_number] => 10445109
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/445109 | Semiconductor device having punch-through structure off-setting the edge of the gate electrodes | May 22, 2003 | Issued |
Array
(
[id] => 996889
[patent_doc_number] => 06914331
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-05
[patent_title] => 'Semiconductor device having an inductor formed on a region of an insulating film'
[patent_app_type] => utility
[patent_app_number] => 10/442139
[patent_app_country] => US
[patent_app_date] => 2003-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 5665
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/914/06914331.pdf
[firstpage_image] =>[orig_patent_app_number] => 10442139
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/442139 | Semiconductor device having an inductor formed on a region of an insulating film | May 20, 2003 | Issued |
Array
(
[id] => 6699396
[patent_doc_number] => 20030222276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-12-04
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => new
[patent_app_number] => 10/437228
[patent_app_country] => US
[patent_app_date] => 2003-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7704
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20030222276.pdf
[firstpage_image] =>[orig_patent_app_number] => 10437228
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/437228 | Semiconductor device and method for fabricating the same | May 13, 2003 | Abandoned |
Array
(
[id] => 6981101
[patent_doc_number] => 20050151169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-14
[patent_title] => 'Solid-state imaging device and solid-state imaging device array'
[patent_app_type] => utility
[patent_app_number] => 10/515548
[patent_app_country] => US
[patent_app_date] => 2003-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6655
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20050151169.pdf
[firstpage_image] =>[orig_patent_app_number] => 10515548
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/515548 | Solid-state imaging device and solid-state imaging device array | May 1, 2003 | Issued |
Array
(
[id] => 1172011
[patent_doc_number] => 06753579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-22
[patent_title] => 'SOI MOSFET device having second gate electrode for threshold voltage Control'
[patent_app_type] => B2
[patent_app_number] => 10/425956
[patent_app_country] => US
[patent_app_date] => 2003-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3196
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/753/06753579.pdf
[firstpage_image] =>[orig_patent_app_number] => 10425956
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/425956 | SOI MOSFET device having second gate electrode for threshold voltage Control | Apr 29, 2003 | Issued |
Array
(
[id] => 1040560
[patent_doc_number] => 06869858
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-03-22
[patent_title] => 'Shallow trench isolation planarized by wet etchback and chemical mechanical polishing'
[patent_app_type] => utility
[patent_app_number] => 10/426529
[patent_app_country] => US
[patent_app_date] => 2003-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 7244
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/869/06869858.pdf
[firstpage_image] =>[orig_patent_app_number] => 10426529
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/426529 | Shallow trench isolation planarized by wet etchback and chemical mechanical polishing | Apr 29, 2003 | Issued |