Thomas G. Bilodeau

Array ( [id] => 3867857 [patent_doc_number] => 05837602 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-17 [patent_title] => 'Method of manufacturing doped interconnect' [patent_app_type] => 1 [patent_app_number] => 8/743652 [patent_app_country] => US [patent_app_date] => 1996-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2585 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/837/05837602.pdf [firstpage_image] =>[orig_patent_app_number] => 743652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3774270 [patent_doc_number] => 05817576 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Utilization of SiH.sub.4 soak and purge in deposition processes' [patent_app_type] => 1 [patent_app_number] => 8/743929 [patent_app_country] => US [patent_app_date] => 1996-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5815 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/817/05817576.pdf [firstpage_image] =>[orig_patent_app_number] => 743929 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812350 [patent_doc_number] => 05710060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-20 [patent_title] => 'Method of forming wiring using sputtered insulating mask' [patent_app_type] => 1 [patent_app_number] => 8/741471 [patent_app_country] => US [patent_app_date] => 1996-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3179 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/710/05710060.pdf [firstpage_image] =>[orig_patent_app_number] => 741471 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3849588 [patent_doc_number] => 05767014 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'Integrated circuit and process for its manufacture' [patent_app_type] => 1 [patent_app_number] => 8/739133 [patent_app_country] => US [patent_app_date] => 1996-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3110 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/767/05767014.pdf [firstpage_image] =>[orig_patent_app_number] => 739133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3769037 [patent_doc_number] => 05849634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-15 [patent_title] => 'Method of forming silicide film on silicon with oxygen concentration below 10.sup.18 /cm.sup.3' [patent_app_type] => 1 [patent_app_number] => 8/736907 [patent_app_country] => US [patent_app_date] => 1996-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 41 [patent_no_of_words] => 10517 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/849/05849634.pdf [firstpage_image] =>[orig_patent_app_number] => 736907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3786265 [patent_doc_number] => 05840625 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Method of fabricating integrated circuit interconnection employing tungsten/aluminum layers' [patent_app_type] => 1 [patent_app_number] => 8/726443 [patent_app_country] => US [patent_app_date] => 1996-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4323 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/840/05840625.pdf [firstpage_image] =>[orig_patent_app_number] => 726443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3745073 [patent_doc_number] => 05716870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-10 [patent_title] => 'Method for producing titanium thin films by low temperature plasma-enhanced chemical vapor deposition using a rotating susceptor reactor' [patent_app_type] => 1 [patent_app_number] => 8/720621 [patent_app_country] => US [patent_app_date] => 1996-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 15751 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/716/05716870.pdf [firstpage_image] =>[orig_patent_app_number] => 720621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3876973 [patent_doc_number] => 05797971 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-25 [patent_title] => 'Method of making composite electrode materials for high energy and high power density energy storage devices' [patent_app_type] => 1 [patent_app_number] => 8/718883 [patent_app_country] => US [patent_app_date] => 1996-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4084 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/797/05797971.pdf [firstpage_image] =>[orig_patent_app_number] => 718883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3832114 [patent_doc_number] => 05712195 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-27 [patent_title] => 'Method for making via structure with metallic spacer' [patent_app_type] => 1 [patent_app_number] => 8/712573 [patent_app_country] => US [patent_app_date] => 1996-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2912 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/712/05712195.pdf [firstpage_image] =>[orig_patent_app_number] => 712573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3663590 [patent_doc_number] => 05668051 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-16 [patent_title] => 'Method of forming poly plug to reduce buried contact series resistance' [patent_app_type] => 1 [patent_app_number] => 8/705453 [patent_app_country] => US [patent_app_date] => 1996-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1937 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 320 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/668/05668051.pdf [firstpage_image] =>[orig_patent_app_number] => 705453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3661176 [patent_doc_number] => 05624871 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-29 [patent_title] => 'Method for making electrical local interconnects' [patent_app_type] => 1 [patent_app_number] => 8/699222 [patent_app_country] => US [patent_app_date] => 1996-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3461 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 299 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/624/05624871.pdf [firstpage_image] =>[orig_patent_app_number] => 699222 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3870191 [patent_doc_number] => 05763323 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Methods for fabricating integrated circuit devices including etching barrier layers and related structures' [patent_app_type] => 1 [patent_app_number] => 8/687055 [patent_app_country] => US [patent_app_date] => 1996-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 3434 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/763/05763323.pdf [firstpage_image] =>[orig_patent_app_number] => 687055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3841474 [patent_doc_number] => 05707901 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-01-13 [patent_title] => 'Method utilizing an etch stop layer' [patent_app_type] => 1 [patent_app_number] => 8/688081 [patent_app_country] => US [patent_app_date] => 1996-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1793 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/707/05707901.pdf [firstpage_image] =>[orig_patent_app_number] => 688081 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3685862 [patent_doc_number] => 05663102 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-02 [patent_title] => 'Method for forming multi-layered metal wiring semiconductor element using cmp or etch back' [patent_app_type] => 1 [patent_app_number] => 8/688676 [patent_app_country] => US [patent_app_date] => 1996-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 19 [patent_no_of_words] => 1527 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/663/05663102.pdf [firstpage_image] =>[orig_patent_app_number] => 688676 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3723549 [patent_doc_number] => 05651858 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-29 [patent_title] => 'Method for forming a tapered opening in silicon' [patent_app_type] => 1 [patent_app_number] => 8/690192 [patent_app_country] => US [patent_app_date] => 1996-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1945 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/651/05651858.pdf [firstpage_image] =>[orig_patent_app_number] => 690192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3872904 [patent_doc_number] => 05824568 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-20 [patent_title] => 'Process of making an integrated circuit chip composite' [patent_app_type] => 1 [patent_app_number] => 8/675822 [patent_app_country] => US [patent_app_date] => 1996-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1377 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/824/05824568.pdf [firstpage_image] =>[orig_patent_app_number] => 675822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3731195 [patent_doc_number] => 05665645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-09 [patent_title] => 'Method of manufacturing a semiconductor device using reticles' [patent_app_type] => 1 [patent_app_number] => 8/668522 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 4064 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/665/05665645.pdf [firstpage_image] =>[orig_patent_app_number] => 668522 [rel_patent_id] =>[rel_patent_doc_number] =>)