Thomas G Wyse

Array ( [id] => 17091774 [patent_doc_number] => 11119964 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-09-14 [patent_title] => Communication device and control method [patent_app_type] => utility [patent_app_number] => 15/580511 [patent_app_country] => US [patent_app_date] => 2016-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 17611 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15580511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11316455 [patent_doc_number] => 20160352565 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-12-01 [patent_title] => 'MEASUREMENT SYSTEM HAVING A PLURALITY OF SENSORS' [patent_app_type] => utility [patent_app_number] => 15/167020 [patent_app_country] => US [patent_app_date] => 2016-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4380 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15167020 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11354598 [patent_doc_number] => 20160373338 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-12-22 [patent_title] => 'STORAGE APPARATUS, CONTROL METHOD, AND CONNECTION DEVICE' [patent_app_type] => utility [patent_app_number] => 15/164150 [patent_app_country] => US [patent_app_date] => 2016-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 13259 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15164150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11292609 [patent_doc_number] => 20160342540 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-11-24 [patent_title] => 'LOW LATENCY MEMORY AND BUS FREQUENCY SCALING BASED UPON HARDWARE MONITORING' [patent_app_type] => utility [patent_app_number] => 15/159402 [patent_app_country] => US [patent_app_date] => 2016-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 9634 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15159402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12060806 [patent_doc_number] => 20170337150 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-23 [patent_title] => 'INFRASTRUCTURE MANAGEMENT SYSTEM WITH SUPPORT FOR BREAKOUT CABLES' [patent_app_type] => utility [patent_app_number] => 15/158071 [patent_app_country] => US [patent_app_date] => 2016-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10208 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15158071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11709016 [patent_doc_number] => 20170177515 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-06-22 [patent_title] => 'ELECTRONIC DEVICE AND METHOD OF DRIVING THE SAME' [patent_app_type] => utility [patent_app_number] => 15/156566 [patent_app_country] => US [patent_app_date] => 2016-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10797 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15156566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12053394 [patent_doc_number] => 20170329737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-16 [patent_title] => 'TWO-WIRE LINE-MULTIPLEXED UART TO FOUR-WIRE HIGH-SPEED UART BRIDGING WITH INTEGRATED FLOW CONTROL' [patent_app_type] => utility [patent_app_number] => 15/151682 [patent_app_country] => US [patent_app_date] => 2016-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 12458 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15151682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12032795 [patent_doc_number] => 20170322894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-09 [patent_title] => 'SYNCHRONOUS INPUT/OUTPUT COMPUTER SYSTEM INCLUDING HARDWARE INVALIDATION OF SYNCHRONOUS INPUT/OUTPUT CONTEXT' [patent_app_type] => utility [patent_app_number] => 15/149219 [patent_app_country] => US [patent_app_date] => 2016-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8968 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15149219 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12032793 [patent_doc_number] => 20170322893 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-09 [patent_title] => 'COMPUTING NODE TO INITIATE AN INTERRUPT FOR A WRITE REQUEST RECEIVED OVER A MEMORY FABRIC CHANNEL' [patent_app_type] => utility [patent_app_number] => 15/149462 [patent_app_country] => US [patent_app_date] => 2016-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4295 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15149462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12032798 [patent_doc_number] => 20170322897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-09 [patent_title] => 'SYSTEMS AND METHODS FOR PROCESSING A SUBMISSION QUEUE' [patent_app_type] => utility [patent_app_number] => 15/148409 [patent_app_country] => US [patent_app_date] => 2016-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 13120 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12032800 [patent_doc_number] => 20170322899 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-09 [patent_title] => 'DYNAMIC PCIE SWITCH RECONFIGURATION MECHANISM' [patent_app_type] => utility [patent_app_number] => 15/149032 [patent_app_country] => US [patent_app_date] => 2016-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5131 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15149032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15016619 [patent_doc_number] => 10454478 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-10-22 [patent_title] => Communication between integrated circuits [patent_app_type] => utility [patent_app_number] => 15/569722 [patent_app_country] => US [patent_app_date] => 2016-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3508 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15569722 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12797332 [patent_doc_number] => 20180157613 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-06-07 [patent_title] => VALUE DOCUMENT HANDLING APPARATUS HAVING A DATA COMMUNICATION SYSTEM AND METHOD FOR DISTRIBUTING SENSOR DATA IN A VALUE DOCUMENT HANDLING APPARATUS [patent_app_type] => utility [patent_app_number] => 15/569953 [patent_app_country] => US [patent_app_date] => 2016-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9474 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15569953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10999255 [patent_doc_number] => 20160196202 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-07-07 [patent_title] => 'DEPLOYMENT AND DEPLOYMENT PLANNING AS A SERVICE' [patent_app_type] => utility [patent_app_number] => 15/067462 [patent_app_country] => US [patent_app_date] => 2016-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3263 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15067462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11006153 [patent_doc_number] => 20160203103 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-07-14 [patent_title] => 'INTEGRATED FRAMEWORK OF MEMORY STORAGE MODULE AND SENSOR MODULE' [patent_app_type] => utility [patent_app_number] => 14/989824 [patent_app_country] => US [patent_app_date] => 2016-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4483 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14989824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11022389 [patent_doc_number] => 20160219344 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-07-28 [patent_title] => 'MEDIA SOURCE DEVICE WITH DIGITAL FORMAT CONVERSION AND METHODS FOR USE THEREWITH' [patent_app_type] => utility [patent_app_number] => 14/982684 [patent_app_country] => US [patent_app_date] => 2015-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5997 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14982684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12735721 [patent_doc_number] => 20180137074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-05-17 [patent_title] => BUS-DEVICE-FUNCTION ADDRESS SPACE MAPPING [patent_app_type] => utility [patent_app_number] => 15/572436 [patent_app_country] => US [patent_app_date] => 2015-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12539 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15572436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13437075 [patent_doc_number] => 20180270080 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-09-20 [patent_title] => BUILT-IN APPARATUS, COMMUNICATION METHOD, AND COMPUTER READABLE MEDIUM [patent_app_type] => utility [patent_app_number] => 15/764348 [patent_app_country] => US [patent_app_date] => 2015-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6611 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15764348 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14062041 [patent_doc_number] => 10235313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-03-19 [patent_title] => Connecting circuitry and computing system having the same [patent_app_type] => utility [patent_app_number] => 14/948400 [patent_app_country] => US [patent_app_date] => 2015-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4257 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 583 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14948400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11299523 [patent_doc_number] => 09507531 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2016-11-29 [patent_title] => 'Method and system for hybrid direct input/output (I/O) with a storage device' [patent_app_type] => utility [patent_app_number] => 14/927186 [patent_app_country] => US [patent_app_date] => 2015-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4620 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14927186 [rel_patent_id] =>[rel_patent_doc_number] =>)