
Thomas J. Hiltunen
Examiner (ID: 18657, Phone: (571)272-5525 , Office: P/2842 )
| Most Active Art Unit | 2849 |
| Art Unit(s) | 2816, 2849, 2842 |
| Total Applications | 1581 |
| Issued Applications | 1244 |
| Pending Applications | 95 |
| Abandoned Applications | 272 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20417290
[patent_doc_number] => 12500586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Resistor voltage-bearing type on-state voltage drop measurement circuit for junction temperature monitoring and monitoring method
[patent_app_type] => utility
[patent_app_number] => 19/047758
[patent_app_country] => US
[patent_app_date] => 2025-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2516
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 438
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19047758
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/047758 | Resistor voltage-bearing type on-state voltage drop measurement circuit for junction temperature monitoring and monitoring method | Feb 6, 2025 | Issued |
Array
(
[id] => 20054544
[patent_doc_number] => 20250192766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => Methods and Devices to Improve Switching Time by Bypassing Gate Resistor
[patent_app_type] => utility
[patent_app_number] => 19/017139
[patent_app_country] => US
[patent_app_date] => 2025-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4445
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19017139
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/017139 | Methods and Devices to Improve Switching Time by Bypassing Gate Resistor | Jan 9, 2025 | Pending |
Array
(
[id] => 20153993
[patent_doc_number] => 20250253831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => REAL-TIME CLOCK GENERATION DEVICE AND REAL-TIME CLOCK GENERATION METHOD
[patent_app_type] => utility
[patent_app_number] => 18/988939
[patent_app_country] => US
[patent_app_date] => 2024-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8095
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18988939
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/988939 | REAL-TIME CLOCK GENERATION DEVICE AND REAL-TIME CLOCK GENERATION METHOD | Dec 19, 2024 | Pending |
Array
(
[id] => 19985420
[patent_doc_number] => 20250123642
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => CASCODE VOLTAGE REGULATOR CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/989855
[patent_app_country] => US
[patent_app_date] => 2024-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3392
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18989855
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/989855 | CASCODE VOLTAGE REGULATOR CIRCUIT | Dec 19, 2024 | Pending |
Array
(
[id] => 19833952
[patent_doc_number] => 20250085738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => CLOCK GENERATING CIRCUIT AND CLOCK DISTRIBUTION NETWORK AND SEMICONDUCTOR APPARATUS INCLUDING THE CLOCK GENERATING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/956821
[patent_app_country] => US
[patent_app_date] => 2024-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12274
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18956821
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/956821 | CLOCK GENERATING CIRCUIT AND CLOCK DISTRIBUTION NETWORK AND SEMICONDUCTOR APPARATUS INCLUDING THE CLOCK GENERATING CIRCUIT | Nov 21, 2024 | Pending |
Array
(
[id] => 19821897
[patent_doc_number] => 20250080104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => SWITCH FET BODY CURRENT MANAGEMENT DEVICES AND METHODS
[patent_app_type] => utility
[patent_app_number] => 18/952576
[patent_app_country] => US
[patent_app_date] => 2024-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18952576
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/952576 | SWITCH FET BODY CURRENT MANAGEMENT DEVICES AND METHODS | Nov 18, 2024 | Pending |
Array
(
[id] => 19789080
[patent_doc_number] => 20250062759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-20
[patent_title] => Efficient Switching Circuit
[patent_app_type] => utility
[patent_app_number] => 18/937120
[patent_app_country] => US
[patent_app_date] => 2024-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3033
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18937120
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/937120 | Efficient Switching Circuit | Nov 4, 2024 | Pending |
Array
(
[id] => 20103656
[patent_doc_number] => 20250233592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => LEVEL SHIFTER INCLUDING CAPACITOR AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/895535
[patent_app_country] => US
[patent_app_date] => 2024-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18895535
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/895535 | LEVEL SHIFTER INCLUDING CAPACITOR AND METHOD OF OPERATING THE SAME | Sep 24, 2024 | Pending |
Array
(
[id] => 20011849
[patent_doc_number] => 20250150071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => DRIVING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/893963
[patent_app_country] => US
[patent_app_date] => 2024-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3529
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18893963
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/893963 | DRIVING DEVICE | Sep 23, 2024 | Pending |
Array
(
[id] => 20563856
[patent_doc_number] => 12566463
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-03
[patent_title] => High-speed hardware-based DVFS system using frequency lock loop and on-die voltage controller
[patent_app_type] => utility
[patent_app_number] => 18/885866
[patent_app_country] => US
[patent_app_date] => 2024-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18885866
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/885866 | High-speed hardware-based DVFS system using frequency lock loop and on-die voltage controller | Sep 15, 2024 | Issued |
Array
(
[id] => 19864301
[patent_doc_number] => 20250103087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => CIRCUIT FOR SUPPLYING A CLOCK SIGNAL
[patent_app_type] => utility
[patent_app_number] => 18/884579
[patent_app_country] => US
[patent_app_date] => 2024-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18884579
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/884579 | CIRCUIT FOR SUPPLYING A CLOCK SIGNAL | Sep 12, 2024 | Pending |
Array
(
[id] => 20520059
[patent_doc_number] => 20260044165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-12
[patent_title] => SINGLE-ENDED INPUT BIAS ADAPTATION RECEIVER
[patent_app_type] => utility
[patent_app_number] => 18/799565
[patent_app_country] => US
[patent_app_date] => 2024-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18799565
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/799565 | SINGLE-ENDED INPUT BIAS ADAPTATION RECEIVER | Aug 8, 2024 | Pending |
Array
(
[id] => 19773996
[patent_doc_number] => 20250055422
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => INTEGRATED CIRCUIT, ASSOCIATED START-UP CIRCUIT AND START-UP METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/796100
[patent_app_country] => US
[patent_app_date] => 2024-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4484
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18796100
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/796100 | INTEGRATED CIRCUIT, ASSOCIATED START-UP CIRCUIT AND START-UP METHOD THEREOF | Aug 5, 2024 | Pending |
Array
(
[id] => 20515177
[patent_doc_number] => 20260039280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => MEMORY DEVICES WITH REDUCED TIMING VARIATION AND METHODS FOR OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/794560
[patent_app_country] => US
[patent_app_date] => 2024-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1169
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18794560
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/794560 | MEMORY DEVICES WITH REDUCED TIMING VARIATION AND METHODS FOR OPERATING THE SAME | Aug 4, 2024 | Pending |
Array
(
[id] => 20210054
[patent_doc_number] => 20250279774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-04
[patent_title] => DUTY CYCLE CORRECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/792204
[patent_app_country] => US
[patent_app_date] => 2024-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18792204
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/792204 | DUTY CYCLE CORRECTION CIRCUIT | Jul 31, 2024 | Pending |
Array
(
[id] => 19867043
[patent_doc_number] => 20250105829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => CURRENT AND CLOCK FREQUENCY MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 18/789278
[patent_app_country] => US
[patent_app_date] => 2024-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789278
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/789278 | CURRENT AND CLOCK FREQUENCY MANAGEMENT | Jul 29, 2024 | Pending |
Array
(
[id] => 19891721
[patent_doc_number] => 20250117033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-10
[patent_title] => LOW DROPOUT REGULATOR AND CAPACITOR COMPENSATION METHOD
[patent_app_type] => utility
[patent_app_number] => 18/772295
[patent_app_country] => US
[patent_app_date] => 2024-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4497
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18772295
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/772295 | LOW DROPOUT REGULATOR AND CAPACITOR COMPENSATION METHOD | Jul 14, 2024 | Pending |
Array
(
[id] => 19713421
[patent_doc_number] => 20250023563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/770625
[patent_app_country] => US
[patent_app_date] => 2024-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18770625
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/770625 | SEMICONDUCTOR DEVICE | Jul 10, 2024 | Pending |
Array
(
[id] => 19548376
[patent_doc_number] => 20240365412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => Devices, Systems, And Methods For Operating A Transceiver In A Wireless Signaling Environment
[patent_app_type] => utility
[patent_app_number] => 18/767354
[patent_app_country] => US
[patent_app_date] => 2024-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9606
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18767354
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/767354 | Devices, Systems, And Methods For Operating A Transceiver In A Wireless Signaling Environment | Jul 8, 2024 | Pending |
Array
(
[id] => 19688745
[patent_doc_number] => 20250007290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => Power Supply System
[patent_app_type] => utility
[patent_app_number] => 18/758575
[patent_app_country] => US
[patent_app_date] => 2024-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7841
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18758575
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/758575 | Power Supply System | Jun 27, 2024 | Pending |