Thomas M. Heckler

Array ( [id] => 1438716 [patent_doc_number] => 06357001 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-12 [patent_title] => 'Method for installing a hard drive into a computer and improved components therefor' [patent_app_type] => B1 [patent_app_number] => 09/243316 [patent_app_country] => US [patent_app_date] => 1999-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 39 [patent_no_of_words] => 17550 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/357/06357001.pdf [firstpage_image] =>[orig_patent_app_number] => 09243316 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4288171 [patent_doc_number] => 06308106 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-23 [patent_title] => 'Feed-forward controller with delayed command input' [patent_app_type] => 1 [patent_app_number] => 9/243305 [patent_app_country] => US [patent_app_date] => 1999-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 2158 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/308/06308106.pdf [firstpage_image] =>[orig_patent_app_number] => 243305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1572508 [patent_doc_number] => 06378076 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Substantially undetectable data processing' [patent_app_type] => B1 [patent_app_number] => 09/238249 [patent_app_country] => US [patent_app_date] => 1999-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6970 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/378/06378076.pdf [firstpage_image] =>[orig_patent_app_number] => 09238249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424956 [patent_doc_number] => 06230280 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-08 [patent_title] => 'Synchronous semiconductor memory device capable of generating stable internal voltage' [patent_app_type] => 1 [patent_app_number] => 9/235151 [patent_app_country] => US [patent_app_date] => 1999-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 30 [patent_no_of_words] => 12375 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/230/06230280.pdf [firstpage_image] =>[orig_patent_app_number] => 235151 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1497922 [patent_doc_number] => 06343362 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'System and method providing custom attack simulation language for testing networks' [patent_app_type] => B1 [patent_app_number] => 09/235149 [patent_app_country] => US [patent_app_date] => 1999-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 12506 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/343/06343362.pdf [firstpage_image] =>[orig_patent_app_number] => 09235149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424185 [patent_doc_number] => 06301656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Method and apparatus for initial programming of flash based firmware' [patent_app_type] => 1 [patent_app_number] => 9/228472 [patent_app_country] => US [patent_app_date] => 1999-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1512 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/301/06301656.pdf [firstpage_image] =>[orig_patent_app_number] => 228472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324682 [patent_doc_number] => 06327652 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Loading and identifying a digital rights management operating system' [patent_app_type] => 1 [patent_app_number] => 9/227611 [patent_app_country] => US [patent_app_date] => 1999-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 11998 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/327/06327652.pdf [firstpage_image] =>[orig_patent_app_number] => 227611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4346800 [patent_doc_number] => 06330670 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-11 [patent_title] => 'Digital rights management operating system' [patent_app_type] => 1 [patent_app_number] => 9/227561 [patent_app_country] => US [patent_app_date] => 1999-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 12009 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/330/06330670.pdf [firstpage_image] =>[orig_patent_app_number] => 227561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299072 [patent_doc_number] => 06282644 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Apparatus and method for storing BIOS data of computer system' [patent_app_type] => 1 [patent_app_number] => 9/227159 [patent_app_country] => US [patent_app_date] => 1999-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2390 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282644.pdf [firstpage_image] =>[orig_patent_app_number] => 227159 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4402630 [patent_doc_number] => 06279109 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Computing system and operating method for booting and running a graphical user interface (GUI) with r/w hard drive partition unavailable' [patent_app_type] => 1 [patent_app_number] => 9/227154 [patent_app_country] => US [patent_app_date] => 1999-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7962 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/279/06279109.pdf [firstpage_image] =>[orig_patent_app_number] => 227154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424676 [patent_doc_number] => 06266777 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Information processing apparatus to control bus latency' [patent_app_type] => 1 [patent_app_number] => 9/226919 [patent_app_country] => US [patent_app_date] => 1999-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 25 [patent_no_of_words] => 9241 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/266/06266777.pdf [firstpage_image] =>[orig_patent_app_number] => 226919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4269624 [patent_doc_number] => 06138246 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Dual clock signal generating circuit' [patent_app_type] => 1 [patent_app_number] => 9/224529 [patent_app_country] => US [patent_app_date] => 1998-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2655 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/138/06138246.pdf [firstpage_image] =>[orig_patent_app_number] => 224529 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424648 [patent_doc_number] => 06266773 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Computer security system' [patent_app_type] => 1 [patent_app_number] => 9/223807 [patent_app_country] => US [patent_app_date] => 1998-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3815 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/266/06266773.pdf [firstpage_image] =>[orig_patent_app_number] => 223807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4404324 [patent_doc_number] => 06263431 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Operating system bootstrap security mechanism' [patent_app_type] => 1 [patent_app_number] => 9/224413 [patent_app_country] => US [patent_app_date] => 1998-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2837 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/263/06263431.pdf [firstpage_image] =>[orig_patent_app_number] => 224413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1553814 [patent_doc_number] => 06347370 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-12 [patent_title] => 'Method and system for pre-loading system resume operation data on suspend operation' [patent_app_type] => B1 [patent_app_number] => 09/224212 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5887 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/347/06347370.pdf [firstpage_image] =>[orig_patent_app_number] => 09224212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4318326 [patent_doc_number] => 06185694 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Dynamic clock distribution' [patent_app_type] => 1 [patent_app_number] => 9/222957 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 2282 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/185/06185694.pdf [firstpage_image] =>[orig_patent_app_number] => 222957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4318538 [patent_doc_number] => 06182235 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Microcontroller with a user configurable pulse width modulator' [patent_app_type] => 1 [patent_app_number] => 9/224813 [patent_app_country] => US [patent_app_date] => 1998-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5125 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/182/06182235.pdf [firstpage_image] =>[orig_patent_app_number] => 224813 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422755 [patent_doc_number] => 06272629 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Method and apparatus for establishing network connection for a processor without an operating system boot' [patent_app_type] => 1 [patent_app_number] => 9/221575 [patent_app_country] => US [patent_app_date] => 1998-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3835 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272629.pdf [firstpage_image] =>[orig_patent_app_number] => 221575 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312736 [patent_doc_number] => 06237104 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Method and a related circuit for adjusting the duration of a synchronization signal ATD for timing the access to a non-volatile memory' [patent_app_type] => 1 [patent_app_number] => 9/222070 [patent_app_country] => US [patent_app_date] => 1998-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3541 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/237/06237104.pdf [firstpage_image] =>[orig_patent_app_number] => 222070 [rel_patent_id] =>[rel_patent_doc_number] =>)