Search

Thomas M Sember

Examiner (ID: 1518, Phone: (571)272-2381 , Office: P/2875 )

Most Active Art Unit
2875
Art Unit(s)
2875, 2885, 3406, 3621, 2215
Total Applications
2896
Issued Applications
2391
Pending Applications
127
Abandoned Applications
377

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 4874855 [patent_doc_number] => 20080201589 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-21 [patent_title] => 'Maximum power usage setting for computing device' [patent_app_type] => utility [patent_app_number] => 11/675532 [patent_app_country] => US [patent_app_date] => 2007-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5038 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0201/20080201589.pdf [firstpage_image] =>[orig_patent_app_number] => 11675532 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/675532
Maximum power usage setting for computing device Feb 14, 2007 Issued
Array ( [id] => 4455018 [patent_doc_number] => 07966500 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-21 [patent_title] => 'Remote connecting and shielding power supply system' [patent_app_type] => utility [patent_app_number] => 11/674878 [patent_app_country] => US [patent_app_date] => 2007-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1392 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/966/07966500.pdf [firstpage_image] =>[orig_patent_app_number] => 11674878 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/674878
Remote connecting and shielding power supply system Feb 13, 2007 Issued
Array ( [id] => 4815165 [patent_doc_number] => 20080195796 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'SYSTEM AND METHOD TO ENABLE TEAMED NETWORK ENVIRONMENTS DURING NETWORK BASED INITIALIZATION SEQUENCES' [patent_app_type] => utility [patent_app_number] => 11/674722 [patent_app_country] => US [patent_app_date] => 2007-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4407 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20080195796.pdf [firstpage_image] =>[orig_patent_app_number] => 11674722 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/674722
System and method to enable teamed network environments during network based initialization sequences Feb 13, 2007 Issued
Array ( [id] => 4590968 [patent_doc_number] => 07827395 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-02 [patent_title] => 'Update-startup apparatus and update-startup control method' [patent_app_type] => utility [patent_app_number] => 11/673797 [patent_app_country] => US [patent_app_date] => 2007-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 14 [patent_no_of_words] => 9258 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/827/07827395.pdf [firstpage_image] =>[orig_patent_app_number] => 11673797 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/673797
Update-startup apparatus and update-startup control method Feb 11, 2007 Issued
Array ( [id] => 4821775 [patent_doc_number] => 20080122659 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-29 [patent_title] => 'EMBEDDED CONTROLLER AND COMPUTER SYSTEM USING THE SAME' [patent_app_type] => utility [patent_app_number] => 11/672966 [patent_app_country] => US [patent_app_date] => 2007-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3248 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0122/20080122659.pdf [firstpage_image] =>[orig_patent_app_number] => 11672966 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/672966
EMBEDDED CONTROLLER AND COMPUTER SYSTEM USING THE SAME Feb 8, 2007 Abandoned
Array ( [id] => 5100524 [patent_doc_number] => 20070183786 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-09 [patent_title] => 'APPARATUS, METHOD, AND PROGRAM FOR COMMUNICATION' [patent_app_type] => utility [patent_app_number] => 11/672386 [patent_app_country] => US [patent_app_date] => 2007-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 17853 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20070183786.pdf [firstpage_image] =>[orig_patent_app_number] => 11672386 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/672386
Apparatus, method, and program for communication Feb 6, 2007 Issued
Array ( [id] => 4837730 [patent_doc_number] => 20080278223 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-13 [patent_title] => 'APPARATUS AND METHOD FOR CONTROLLING THE PROPAGATION DELAY OF A CIRCUIT BY CONTROLLING THE VOLTAGE APPLIED TO THE CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/670547 [patent_app_country] => US [patent_app_date] => 2007-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 31770 [patent_no_of_claims] => 77 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0278/20080278223.pdf [firstpage_image] =>[orig_patent_app_number] => 11670547 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/670547
APPARATUS AND METHOD FOR CONTROLLING THE PROPAGATION DELAY OF A CIRCUIT BY CONTROLLING THE VOLTAGE APPLIED TO THE CIRCUIT Feb 1, 2007 Abandoned
Array ( [id] => 107837 [patent_doc_number] => 07725755 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-05-25 [patent_title] => 'Self-compensating delay chain for multiple-date-rate interfaces' [patent_app_type] => utility [patent_app_number] => 11/668353 [patent_app_country] => US [patent_app_date] => 2007-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 8559 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/725/07725755.pdf [firstpage_image] =>[orig_patent_app_number] => 11668353 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/668353
Self-compensating delay chain for multiple-date-rate interfaces Jan 28, 2007 Issued
Array ( [id] => 4577109 [patent_doc_number] => 07823003 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-26 [patent_title] => 'Voltage referencing clock for source-synchronous multi-level signal buses' [patent_app_type] => utility [patent_app_number] => 11/626265 [patent_app_country] => US [patent_app_date] => 2007-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2150 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/823/07823003.pdf [firstpage_image] =>[orig_patent_app_number] => 11626265 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/626265
Voltage referencing clock for source-synchronous multi-level signal buses Jan 22, 2007 Issued
Array ( [id] => 5399747 [patent_doc_number] => 20090319810 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-24 [patent_title] => 'RECEIVING APPARATUS AND ACTIVATION CONTROL METHOD FOR RECEIVING APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/307485 [patent_app_country] => US [patent_app_date] => 2007-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4434 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0319/20090319810.pdf [firstpage_image] =>[orig_patent_app_number] => 12307485 [rel_patent_id] =>[rel_patent_doc_number] =>)
12/307485
RECEIVING APPARATUS AND ACTIVATION CONTROL METHOD FOR RECEIVING APPARATUS Jan 10, 2007 Abandoned
Array ( [id] => 4928922 [patent_doc_number] => 20080168285 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-10 [patent_title] => 'Methods and Systems for Power Management in a Data Processing System' [patent_app_type] => utility [patent_app_number] => 11/620703 [patent_app_country] => US [patent_app_date] => 2007-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 11206 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20080168285.pdf [firstpage_image] =>[orig_patent_app_number] => 11620703 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/620703
Methods and systems for power management in a data processing system Jan 6, 2007 Issued
Array ( [id] => 4897248 [patent_doc_number] => 20080116861 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-05-22 [patent_title] => 'APPARATUS AND METHOD FOR CONTROLLING THE PROPAGATION DELAY OF A CIRCUIT BY CONTROLLING THE VOLTAGE APPLIED TO THE CIRCUIT' [patent_app_type] => utility [patent_app_number] => 11/618942 [patent_app_country] => US [patent_app_date] => 2007-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 31712 [patent_no_of_claims] => 74 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0116/20080116861.pdf [firstpage_image] =>[orig_patent_app_number] => 11618942 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/618942
APPARATUS AND METHOD FOR CONTROLLING THE PROPAGATION DELAY OF A CIRCUIT BY CONTROLLING THE VOLTAGE APPLIED TO THE CIRCUIT Jan 1, 2007 Abandoned
Array ( [id] => 604948 [patent_doc_number] => 07434075 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-07 [patent_title] => 'Portable information processing apparatus and method of the same' [patent_app_type] => utility [patent_app_number] => 11/608613 [patent_app_country] => US [patent_app_date] => 2006-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3453 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/434/07434075.pdf [firstpage_image] =>[orig_patent_app_number] => 11608613 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/608613
Portable information processing apparatus and method of the same Dec 7, 2006 Issued
Array ( [id] => 5253532 [patent_doc_number] => 20070134988 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'INFORMATION PROCESSING APPARATUS IN WHICH MEMORY CARDS OF DIFFERENT SIZES CAN BE USED' [patent_app_type] => utility [patent_app_number] => 11/567993 [patent_app_country] => US [patent_app_date] => 2006-12-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5515 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20070134988.pdf [firstpage_image] =>[orig_patent_app_number] => 11567993 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/567993
INFORMATION PROCESSING APPARATUS IN WHICH MEMORY CARDS OF DIFFERENT SIZES CAN BE USED Dec 6, 2006 Abandoned
Array ( [id] => 9237 [patent_doc_number] => 07814341 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-12 [patent_title] => 'Power supply' [patent_app_type] => utility [patent_app_number] => 11/567437 [patent_app_country] => US [patent_app_date] => 2006-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 2519 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/814/07814341.pdf [firstpage_image] =>[orig_patent_app_number] => 11567437 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/567437
Power supply Dec 5, 2006 Issued
Array ( [id] => 4787717 [patent_doc_number] => 20080141046 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-12 [patent_title] => 'PARTIAL DATA FLOW FUNCTIONAL GATING USING STRUCTURAL OR PARTIAL OPERAND VALUE INFORMATION' [patent_app_type] => utility [patent_app_number] => 11/567395 [patent_app_country] => US [patent_app_date] => 2006-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2125 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0141/20080141046.pdf [firstpage_image] =>[orig_patent_app_number] => 11567395 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/567395
PARTIAL DATA FLOW FUNCTIONAL GATING USING STRUCTURAL OR PARTIAL OPERAND VALUE INFORMATION Dec 5, 2006 Abandoned
Array ( [id] => 107825 [patent_doc_number] => 07725742 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-25 [patent_title] => 'Remote monitor module for power initialization of computer system' [patent_app_type] => utility [patent_app_number] => 11/567472 [patent_app_country] => US [patent_app_date] => 2006-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4155 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/725/07725742.pdf [firstpage_image] =>[orig_patent_app_number] => 11567472 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/567472
Remote monitor module for power initialization of computer system Dec 5, 2006 Issued
Array ( [id] => 5255161 [patent_doc_number] => 20070136617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-06-14 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/605362 [patent_app_country] => US [patent_app_date] => 2006-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 14190 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0136/20070136617.pdf [firstpage_image] =>[orig_patent_app_number] => 11605362 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/605362
Semiconductor integrated circuit for reducing power consumption and enhancing processing speed Nov 28, 2006 Issued
Array ( [id] => 58211 [patent_doc_number] => 07774629 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-10 [patent_title] => 'Method for power management of central processing unit and system thereof' [patent_app_type] => utility [patent_app_number] => 11/604814 [patent_app_country] => US [patent_app_date] => 2006-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2530 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/774/07774629.pdf [firstpage_image] =>[orig_patent_app_number] => 11604814 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/604814
Method for power management of central processing unit and system thereof Nov 27, 2006 Issued
Array ( [id] => 5081390 [patent_doc_number] => 20070124614 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Universal serial bus apparatus and method for managing power in universal serial bus apparatus' [patent_app_type] => utility [patent_app_number] => 11/604585 [patent_app_country] => US [patent_app_date] => 2006-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4169 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20070124614.pdf [firstpage_image] =>[orig_patent_app_number] => 11604585 [rel_patent_id] =>[rel_patent_doc_number] =>)
11/604585
Universal serial bus apparatus and method for managing power in universal serial bus apparatus Nov 26, 2006 Abandoned
Menu