Thomas N. Moulis

Array ( [id] => 20281775 [patent_doc_number] => 20250307017 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-02 [patent_title] => METHODS AND SYSTEMS FOR DYNAMICALLY OPTIMIZING AND MODIFYING ALLOCATION OF VIRTUAL GRAPHICAL PROCESSING UNITS [patent_app_type] => utility [patent_app_number] => 19/096084 [patent_app_country] => US [patent_app_date] => 2025-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3939 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19096084 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20176577 [patent_doc_number] => 12395337 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-08-19 [patent_title] => Methods and systems for enhancing a context for use in processing, by a plurality of artificial intelligence agents, a request [patent_app_type] => utility [patent_app_number] => 19/083809 [patent_app_country] => US [patent_app_date] => 2025-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 18919 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 359 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19083809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20089896 [patent_doc_number] => 20250219832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-03 [patent_title] => METHODS AND SYSTEMS FOR RANKING A PLURALITY OF WORKER AGENTS BASED ON A USER REQUEST [patent_app_type] => utility [patent_app_number] => 19/083971 [patent_app_country] => US [patent_app_date] => 2025-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19247 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19083971 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20052166 [patent_doc_number] => 20250190388 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => CONFIGURABLE LOGIC PLATFORM [patent_app_type] => utility [patent_app_number] => 18/979366 [patent_app_country] => US [patent_app_date] => 2024-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10846 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18979366 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20208660 [patent_doc_number] => 20250278380 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-04 [patent_title] => METHOD AND APPARATUS FOR XPU INTEGRATION SCALING WITH ARTIFICIAL INTELLIGENCE BRIDGE CHIPLETS [patent_app_type] => utility [patent_app_number] => 18/945422 [patent_app_country] => US [patent_app_date] => 2024-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7260 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18945422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20009697 [patent_doc_number] => 20250147919 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-08 [patent_title] => MULTI-CAST SNOOP VECTORS WITHIN A MESH TOPOLOGY [patent_app_type] => utility [patent_app_number] => 18/938353 [patent_app_country] => US [patent_app_date] => 2024-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16715 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -24 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18938353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19756491 [patent_doc_number] => 20250045056 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-06 [patent_title] => SYSTEMS AND METHODS FOR POLICY EXECUTION PROCESSING [patent_app_type] => utility [patent_app_number] => 18/924611 [patent_app_country] => US [patent_app_date] => 2024-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 13432 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18924611 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19725801 [patent_doc_number] => 20250028552 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-23 [patent_title] => INTER-APPLICATION COMMUNICATION METHOD AND APPARATUS, STORAGE MEDIUM, AND PROGRAM PRODUCT [patent_app_type] => utility [patent_app_number] => 18/902735 [patent_app_country] => US [patent_app_date] => 2024-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 22594 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18902735 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19834238 [patent_doc_number] => 20250086024 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-13 [patent_title] => METHODS AND SYSTEMS FOR IDENTIFICATION AND SEMANTIC CLUSTERING OF WORKER AGENTS FOR PROCESSING REQUESTS [patent_app_type] => utility [patent_app_number] => 18/882284 [patent_app_country] => US [patent_app_date] => 2024-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 24435 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 313 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18882284 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19756665 [patent_doc_number] => 20250045230 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-06 [patent_title] => BUS ARCHITECTURE WITH TRANSACTION CREDIT SYSTEM [patent_app_type] => utility [patent_app_number] => 18/814700 [patent_app_country] => US [patent_app_date] => 2024-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 20604 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18814700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19617375 [patent_doc_number] => 20240403055 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-12-05 [patent_title] => DUAL DATA STREAMS SHARING DUAL CACHE ACCESS PORTS [patent_app_type] => utility [patent_app_number] => 18/800249 [patent_app_country] => US [patent_app_date] => 2024-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18875 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18800249 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20623921 [patent_doc_number] => 12591429 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-03-31 [patent_title] => Memory interface [patent_app_type] => utility [patent_app_number] => 18/789121 [patent_app_country] => US [patent_app_date] => 2024-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2599 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 419 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19573878 [patent_doc_number] => 20240378170 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-14 [patent_title] => RETIMER PATH CONTROL METHOD, APPARATUS, AND SYSTEM [patent_app_type] => utility [patent_app_number] => 18/783056 [patent_app_country] => US [patent_app_date] => 2024-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 29499 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18783056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20530964 [patent_doc_number] => 12549409 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-02-10 [patent_title] => Semiconductor device and communication system for updating setting data of multiple channels [patent_app_type] => utility [patent_app_number] => 18/753679 [patent_app_country] => US [patent_app_date] => 2024-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 1060 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 168 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18753679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20550471 [patent_doc_number] => 12561264 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-02-24 [patent_title] => Scalable data structure for aggregating BMC input and output over serdes for data center and server nodes system and method [patent_app_type] => utility [patent_app_number] => 18/744582 [patent_app_country] => US [patent_app_date] => 2024-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 1750 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18744582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19979339 [patent_doc_number] => 12346816 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-07-01 [patent_title] => Neural networks for embedded devices [patent_app_type] => utility [patent_app_number] => 18/664035 [patent_app_country] => US [patent_app_date] => 2024-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 0 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18664035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19686171 [patent_doc_number] => 20250004716 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => SYSTEMS, METHODS, AND APPARATUSES FOR TILE LOAD [patent_app_type] => utility [patent_app_number] => 18/654951 [patent_app_country] => US [patent_app_date] => 2024-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19107 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -28 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654951 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19391408 [patent_doc_number] => 20240281278 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-22 [patent_title] => PIPELINE ARBITRATION [patent_app_type] => utility [patent_app_number] => 18/654035 [patent_app_country] => US [patent_app_date] => 2024-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17694 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18654035 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19558951 [patent_doc_number] => 20240370743 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-11-07 [patent_title] => NEURAL NETWORK DATA COMPUTATION USING MIXED-PRECISION [patent_app_type] => utility [patent_app_number] => 18/650612 [patent_app_country] => US [patent_app_date] => 2024-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 13006 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18650612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19506933 [patent_doc_number] => 12118356 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2024-10-15 [patent_title] => Multi-threading processor and operating method thereof [patent_app_type] => utility [patent_app_number] => 18/643178 [patent_app_country] => US [patent_app_date] => 2024-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6357 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18643178 [rel_patent_id] =>[rel_patent_doc_number] =>)