
Thomas N. Moulis
Examiner (ID: 16587, Phone: (571)272-4852 , Office: P/3747 )
| Most Active Art Unit | 3747 |
| Art Unit(s) | 3402, 3747 |
| Total Applications | 2821 |
| Issued Applications | 2594 |
| Pending Applications | 48 |
| Abandoned Applications | 186 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13229523
[patent_doc_number] => 10128546
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Battery communication system for battery packs
[patent_app_type] => utility
[patent_app_number] => 15/175551
[patent_app_country] => US
[patent_app_date] => 2016-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4634
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15175551
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/175551 | Battery communication system for battery packs | Jun 6, 2016 | Issued |
Array
(
[id] => 12094226
[patent_doc_number] => 20170351319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'DELEGATING COMPONENT POWER CONTROL'
[patent_app_type] => utility
[patent_app_number] => 15/173939
[patent_app_country] => US
[patent_app_date] => 2016-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6119
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15173939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/173939 | Delegating component power control | Jun 5, 2016 | Issued |
Array
(
[id] => 12094541
[patent_doc_number] => 20170351634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'SYSTEMS AND METHODS FOR DESERIALIZING DATA'
[patent_app_type] => utility
[patent_app_number] => 15/173979
[patent_app_country] => US
[patent_app_date] => 2016-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3551
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15173979
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/173979 | Systems and methods for deserializing data | Jun 5, 2016 | Issued |
Array
(
[id] => 12094540
[patent_doc_number] => 20170351633
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'MODIFICATIONS TO A STREAM PROCESSING TOPOLOGY DURING PROCESSING OF A DATA STREAM'
[patent_app_type] => utility
[patent_app_number] => 15/173859
[patent_app_country] => US
[patent_app_date] => 2016-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6698
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15173859
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/173859 | Modifications to a stream processing topology during processing of a data stream | Jun 5, 2016 | Issued |
Array
(
[id] => 12094498
[patent_doc_number] => 20170351592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'UNIVERSAL SERIAL BUS DEVICE AND A METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/172231
[patent_app_country] => US
[patent_app_date] => 2016-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3601
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15172231
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/172231 | UNIVERSAL SERIAL BUS DEVICE AND A METHOD THEREOF | Jun 2, 2016 | Abandoned |
Array
(
[id] => 11056221
[patent_doc_number] => 20160253182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'FORMING INSTRUCTION GROUPS BASED ON DECODE TIME INSTRUCTION OPTIMIZATION'
[patent_app_type] => utility
[patent_app_number] => 15/148382
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 16200
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148382
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148382 | Forming instruction groups based on decode time instruction optimization | May 5, 2016 | Issued |
Array
(
[id] => 11680225
[patent_doc_number] => 09678756
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'Forming instruction groups based on decode time instruction optimization'
[patent_app_type] => utility
[patent_app_number] => 15/148328
[patent_app_country] => US
[patent_app_date] => 2016-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 16256
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15148328
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/148328 | Forming instruction groups based on decode time instruction optimization | May 5, 2016 | Issued |
Array
(
[id] => 13157593
[patent_doc_number] => 10095521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Apparatus and method for low-latency invocation of accelerators
[patent_app_type] => utility
[patent_app_number] => 15/145748
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 18158
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15145748
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/145748 | Apparatus and method for low-latency invocation of accelerators | May 2, 2016 | Issued |
Array
(
[id] => 14298921
[patent_doc_number] => 10289587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Switching device using buffering
[patent_app_type] => utility
[patent_app_number] => 15/139559
[patent_app_country] => US
[patent_app_date] => 2016-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5163
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15139559
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/139559 | Switching device using buffering | Apr 26, 2016 | Issued |
Array
(
[id] => 12025846
[patent_doc_number] => 20170315945
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'SIGNAL TRANSMISSION MODULE WITH A USB TYPE-C SOCKET CONNECTOR'
[patent_app_type] => utility
[patent_app_number] => 15/139342
[patent_app_country] => US
[patent_app_date] => 2016-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2420
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15139342
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/139342 | SIGNAL TRANSMISSION MODULE WITH A USB TYPE-C SOCKET CONNECTOR | Apr 26, 2016 | Abandoned |
Array
(
[id] => 14062045
[patent_doc_number] => 10235315
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Communication system, control apparatus, and management apparatus for waveform adjustment based on cable types
[patent_app_type] => utility
[patent_app_number] => 15/138263
[patent_app_country] => US
[patent_app_date] => 2016-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8732
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15138263
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/138263 | Communication system, control apparatus, and management apparatus for waveform adjustment based on cable types | Apr 25, 2016 | Issued |
Array
(
[id] => 14427297
[patent_doc_number] => 10318452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Processor and controlling method thereof to process an interrupt
[patent_app_type] => utility
[patent_app_number] => 15/136183
[patent_app_country] => US
[patent_app_date] => 2016-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5551
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15136183
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/136183 | Processor and controlling method thereof to process an interrupt | Apr 21, 2016 | Issued |
Array
(
[id] => 11286110
[patent_doc_number] => 09501964
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Semiconductor device and data processing system selectively operating as one of a big endian or little endian system'
[patent_app_type] => utility
[patent_app_number] => 15/095051
[patent_app_country] => US
[patent_app_date] => 2016-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 5988
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15095051
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/095051 | Semiconductor device and data processing system selectively operating as one of a big endian or little endian system | Apr 8, 2016 | Issued |
Array
(
[id] => 11366120
[patent_doc_number] => 20170004100
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'SECURE DIRECT MEMORY ACCESS'
[patent_app_type] => utility
[patent_app_number] => 15/089287
[patent_app_country] => US
[patent_app_date] => 2016-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6952
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15089287
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/089287 | Secure direct memory access | Mar 31, 2016 | Issued |
Array
(
[id] => 11345353
[patent_doc_number] => 09529760
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-12-27
[patent_title] => 'Topology specific replicated bus unit addressing in a data processing system'
[patent_app_type] => utility
[patent_app_number] => 15/082751
[patent_app_country] => US
[patent_app_date] => 2016-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6301
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15082751
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/082751 | Topology specific replicated bus unit addressing in a data processing system | Mar 27, 2016 | Issued |
Array
(
[id] => 14364651
[patent_doc_number] => 10303631
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Self-moderating bus arbitration architecture
[patent_app_type] => utility
[patent_app_number] => 15/073080
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7922
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073080
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/073080 | Self-moderating bus arbitration architecture | Mar 16, 2016 | Issued |
Array
(
[id] => 14601307
[patent_doc_number] => 10353846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Communication system with train bus architecture
[patent_app_type] => utility
[patent_app_number] => 15/071820
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4529
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071820
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071820 | Communication system with train bus architecture | Mar 15, 2016 | Issued |
Array
(
[id] => 11078068
[patent_doc_number] => 20160275032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'Participating Station for a Bus System and Method for Data Transmission in a Bus System'
[patent_app_type] => utility
[patent_app_number] => 15/071239
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4978
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071239
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071239 | Participating station for a bus system and method for data transmission in a bus system | Mar 15, 2016 | Issued |
Array
(
[id] => 10999246
[patent_doc_number] => 20160196194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-07
[patent_title] => 'AUTOMATIC HARDWARE RECOVERY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/071474
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8451
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071474
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071474 | Automatic hardware recovery system | Mar 15, 2016 | Issued |
Array
(
[id] => 15111087
[patent_doc_number] => 10476885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-12
[patent_title] => Application with multiple operation modes
[patent_app_type] => utility
[patent_app_number] => 15/057314
[patent_app_country] => US
[patent_app_date] => 2016-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 14923
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15057314
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/057314 | Application with multiple operation modes | Feb 29, 2016 | Issued |