
Thomas P. Burke
Examiner (ID: 6200, Phone: (571)270-5407 , Office: P/3741 )
| Most Active Art Unit | 3741 |
| Art Unit(s) | 3741 |
| Total Applications | 436 |
| Issued Applications | 152 |
| Pending Applications | 82 |
| Abandoned Applications | 217 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17739809
[patent_doc_number] => 20220225271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => METHODS FOR ENABLING DOWNLINK DATA COMMUNICATION BETWEEN A WIRELESS DEVICE AND A NETWORK NODE, WIRELESS DEVICES AND NETWORK NODES
[patent_app_type] => utility
[patent_app_number] => 17/613052
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17613052
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/613052 | METHODS FOR ENABLING DOWNLINK DATA COMMUNICATION BETWEEN A WIRELESS DEVICE AND A NETWORK NODE, WIRELESS DEVICES AND NETWORK NODES | May 14, 2020 | Abandoned |
Array
(
[id] => 16509870
[patent_doc_number] => 20200389126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => EFFICIENT HIGH POWER MICROWAVE GENERATION USING RECIRCULATING PULSES
[patent_app_type] => utility
[patent_app_number] => 16/856219
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9681
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16856219
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/856219 | Efficient high power microwave generation using recirculating pulses | Apr 22, 2020 | Issued |
Array
(
[id] => 20275037
[patent_doc_number] => 12444824
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Resonator apparatus, filter apparatus as well as radio frequency and microwave device
[patent_app_type] => utility
[patent_app_number] => 17/623063
[patent_app_country] => US
[patent_app_date] => 2020-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 2262
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17623063
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/623063 | Resonator apparatus, filter apparatus as well as radio frequency and microwave device | Apr 16, 2020 | Issued |
Array
(
[id] => 16365139
[patent_doc_number] => 20200321890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => METHOD AND HALF BRIDGE CONTROLLER FOR DETERMINING A POLARITY OF A HALF BRIDGE CURRENT
[patent_app_type] => utility
[patent_app_number] => 16/841066
[patent_app_country] => US
[patent_app_date] => 2020-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7698
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16841066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/841066 | Method and half bridge controller for determining a polarity of a half bridge current | Apr 5, 2020 | Issued |
Array
(
[id] => 17113776
[patent_doc_number] => 20210294373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => WORKLOAD BASED ADAPTIVE VOLTAGE AND FREQUENCY CONTROL APPARATUS AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/823221
[patent_app_country] => US
[patent_app_date] => 2020-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10023
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16823221
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/823221 | Workload based adaptive voltage and frequency control apparatus and method | Mar 17, 2020 | Issued |
Array
(
[id] => 16789858
[patent_doc_number] => 10992301
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-27
[patent_title] => Circuit and method for generating temperature-stable clocks using ordinary oscillators
[patent_app_type] => utility
[patent_app_number] => 16/816113
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 5047
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16816113
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/816113 | Circuit and method for generating temperature-stable clocks using ordinary oscillators | Mar 10, 2020 | Issued |
Array
(
[id] => 17268936
[patent_doc_number] => 11194359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Clock monitoring circuit and integrated circuit including the same
[patent_app_type] => utility
[patent_app_number] => 16/815503
[patent_app_country] => US
[patent_app_date] => 2020-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 12049
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16815503
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/815503 | Clock monitoring circuit and integrated circuit including the same | Mar 10, 2020 | Issued |
Array
(
[id] => 16739619
[patent_doc_number] => 10965293
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-30
[patent_title] => Voltage controlled delay line gain calibration
[patent_app_type] => utility
[patent_app_number] => 16/810225
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 4501
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16810225
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/810225 | Voltage controlled delay line gain calibration | Mar 4, 2020 | Issued |
Array
(
[id] => 16586869
[patent_doc_number] => 20210021271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => PHASE-LOCKED LOOP CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/808559
[patent_app_country] => US
[patent_app_date] => 2020-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5148
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 346
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16808559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/808559 | Phase-locked loop circuit | Mar 3, 2020 | Issued |
Array
(
[id] => 16774772
[patent_doc_number] => 10985900
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-04-20
[patent_title] => Estimating clock phase error based on channel conditions
[patent_app_type] => utility
[patent_app_number] => 16/807356
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6010
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807356
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807356 | Estimating clock phase error based on channel conditions | Mar 2, 2020 | Issued |
Array
(
[id] => 16684914
[patent_doc_number] => 10944410
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-09
[patent_title] => Injection circuit system and method
[patent_app_type] => utility
[patent_app_number] => 16/806500
[patent_app_country] => US
[patent_app_date] => 2020-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 7610
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16806500
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/806500 | Injection circuit system and method | Mar 1, 2020 | Issued |
Array
(
[id] => 16100357
[patent_doc_number] => 20200204165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => DELAY CELL
[patent_app_type] => utility
[patent_app_number] => 16/804061
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7998
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804061
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804061 | Delay cell | Feb 27, 2020 | Issued |
Array
(
[id] => 16273050
[patent_doc_number] => 20200274538
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => Detecting Power Supply Noise Events and Initiating Corrective Action
[patent_app_type] => utility
[patent_app_number] => 16/803861
[patent_app_country] => US
[patent_app_date] => 2020-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8093
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16803861
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/803861 | Detecting power supply noise events and initiating corrective action | Feb 26, 2020 | Issued |
Array
(
[id] => 18242610
[patent_doc_number] => 20230074921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => Hybrid Analog/Digital Phase Locked Loop with Fast Frequency Changes
[patent_app_type] => utility
[patent_app_number] => 17/800480
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13815
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17800480
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/800480 | Hybrid Analog/Digital Phase Locked Loop with Fast Frequency Changes | Feb 20, 2020 | Abandoned |
Array
(
[id] => 16022253
[patent_doc_number] => 20200185970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => MAGNETIC FIELD ADJUSTING THREE-DIMENSIONAL FLEXIBLE RESONATOR FOR WIRELESS POWER TRANSMISSION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/790251
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16790251
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/790251 | Magnetic field adjusting three-dimensional flexible resonator for wireless power transmission system | Feb 12, 2020 | Issued |
Array
(
[id] => 16529528
[patent_doc_number] => 20200403609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => DRIVER CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 16/790381
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3597
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16790381
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/790381 | Driver circuitry | Feb 12, 2020 | Issued |
Array
(
[id] => 16708322
[patent_doc_number] => 10958269
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Bridge output circuit, power device and semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/778317
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 13862
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 438
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16778317
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/778317 | Bridge output circuit, power device and semiconductor device | Jan 30, 2020 | Issued |
Array
(
[id] => 17008595
[patent_doc_number] => 20210239756
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => MEASURING A CONTROL SYSTEM RESPONSE TIME
[patent_app_type] => utility
[patent_app_number] => 16/776803
[patent_app_country] => US
[patent_app_date] => 2020-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10625
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16776803
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/776803 | Measuring a control system response time | Jan 29, 2020 | Issued |
Array
(
[id] => 16592184
[patent_doc_number] => 10901444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Driver circuit, corresponding device, apparatus and method
[patent_app_type] => utility
[patent_app_number] => 16/777275
[patent_app_country] => US
[patent_app_date] => 2020-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4279
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16777275
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/777275 | Driver circuit, corresponding device, apparatus and method | Jan 29, 2020 | Issued |
Array
(
[id] => 18068899
[patent_doc_number] => 20220399987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-15
[patent_title] => FAST FREQUENCY HOPPING OF MODULATED SIGNALS
[patent_app_type] => utility
[patent_app_number] => 16/746937
[patent_app_country] => US
[patent_app_date] => 2020-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10978
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16746937
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/746937 | Fast frequency hopping of modulated signals | Jan 18, 2020 | Issued |