
Thomas P. Hilliard
Examiner (ID: 17566)
| Most Active Art Unit | 2404 |
| Art Unit(s) | 2404, 3208 |
| Total Applications | 279 |
| Issued Applications | 189 |
| Pending Applications | 12 |
| Abandoned Applications | 78 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19590146
[patent_doc_number] => 20240387703
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => LEAKAGE REDUCTION FOR MULTI-GATE DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/785087
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16790
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18785087
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/785087 | LEAKAGE REDUCTION FOR MULTI-GATE DEVICES | Jul 25, 2024 | Pending |
Array
(
[id] => 19575127
[patent_doc_number] => 20240379419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-14
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING SEAM SEALED
[patent_app_type] => utility
[patent_app_number] => 18/781361
[patent_app_country] => US
[patent_app_date] => 2024-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18781361
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/781361 | SEMICONDUCTOR STRUCTURE HAVING SEAM SEALED | Jul 22, 2024 | Pending |
Array
(
[id] => 19546669
[patent_doc_number] => 20240363705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => SEMICONDUCTOR DEVICES WITH BACKSIDE VIA AND METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/771630
[patent_app_country] => US
[patent_app_date] => 2024-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11938
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18771630
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/771630 | Semiconductor devices with backside via and methods thereof | Jul 11, 2024 | Issued |
Array
(
[id] => 19926213
[patent_doc_number] => 12300506
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Method of manufacturing semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 18/606791
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 53
[patent_no_of_words] => 4536
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606791
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/606791 | Method of manufacturing semiconductor devices | Mar 14, 2024 | Issued |
Array
(
[id] => 20196837
[patent_doc_number] => 20250273547
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-28
[patent_title] => STITCH BOND TO COPPER NANOTWIN PLATED LEAD
[patent_app_type] => utility
[patent_app_number] => 18/589721
[patent_app_country] => US
[patent_app_date] => 2024-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18589721
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/589721 | STITCH BOND TO COPPER NANOTWIN PLATED LEAD | Feb 27, 2024 | Pending |
Array
(
[id] => 19337125
[patent_doc_number] => 20240251555
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => Integrated Assemblies and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 18/585372
[patent_app_country] => US
[patent_app_date] => 2024-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11118
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18585372
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/585372 | Integrated Assemblies and Methods of Forming Integrated Assemblies | Feb 22, 2024 | Pending |
Array
(
[id] => 19337124
[patent_doc_number] => 20240251554
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => Integrated Assemblies and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 18/584275
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584275
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584275 | Integrated Assemblies and Methods of Forming Integrated Assemblies | Feb 21, 2024 | Pending |
Array
(
[id] => 19470632
[patent_doc_number] => 20240324302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => DISPLAY DEVICE, METHOD OF MANUFACTURING DISPLAY DEVICE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/441963
[patent_app_country] => US
[patent_app_date] => 2024-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18441963
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/441963 | DISPLAY DEVICE, METHOD OF MANUFACTURING DISPLAY DEVICE, AND ELECTRONIC DEVICE | Feb 13, 2024 | Pending |
Array
(
[id] => 20063470
[patent_doc_number] => 20250201692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => PACKAGE STRUCTURE AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/403754
[patent_app_country] => US
[patent_app_date] => 2024-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6343
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18403754
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/403754 | PACKAGE STRUCTURE AND METHOD OF FABRICATING THE SAME | Jan 3, 2024 | Pending |
Array
(
[id] => 19407357
[patent_doc_number] => 20240290868
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/404607
[patent_app_country] => US
[patent_app_date] => 2024-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18404607
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/404607 | SEMICONDUCTOR DEVICE | Jan 3, 2024 | Pending |
Array
(
[id] => 20516703
[patent_doc_number] => 20260040806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-05
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/396975
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18396975
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/396975 | DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME | Dec 26, 2023 | Pending |
Array
(
[id] => 20089008
[patent_doc_number] => 20250218944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => POWER RAIL LEAD FOR SEMICONDUCTOR STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/396913
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18396913
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/396913 | POWER RAIL LEAD FOR SEMICONDUCTOR STRUCTURES | Dec 26, 2023 | Pending |
Array
(
[id] => 19392874
[patent_doc_number] => 20240282744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/397756
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10304
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18397756
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/397756 | SEMICONDUCTOR DEVICE | Dec 26, 2023 | Pending |
Array
(
[id] => 19116534
[patent_doc_number] => 20240128284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-18
[patent_title] => Solid-State Imaging Device and Solid-State Imaging Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/394741
[patent_app_country] => US
[patent_app_date] => 2023-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14722
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18394741
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/394741 | Solid-state imaging device and solid-state imaging apparatus | Dec 21, 2023 | Issued |
Array
(
[id] => 19101099
[patent_doc_number] => 20240120327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => SOLID-STATE LIGHT-EMITTING DEVICE AND PRODUCTION METHOD THEREOF, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/391852
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5135
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18391852
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/391852 | SOLID-STATE LIGHT-EMITTING DEVICE AND PRODUCTION METHOD THEREOF, AND DISPLAY DEVICE | Dec 20, 2023 | Pending |
Array
(
[id] => 19814087
[patent_doc_number] => 12245519
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-04
[patent_title] => Semiconductor memory device and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 18/542791
[patent_app_country] => US
[patent_app_date] => 2023-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 2781
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18542791
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/542791 | Semiconductor memory device and fabrication method thereof | Dec 17, 2023 | Issued |
Array
(
[id] => 19321683
[patent_doc_number] => 20240243230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => LIGHT EMITTING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 18/540106
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6802
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18540106
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/540106 | LIGHT EMITTING ELEMENT | Dec 13, 2023 | Pending |
Array
(
[id] => 19255178
[patent_doc_number] => 20240206175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-20
[patent_title] => Memory Circuitry And Method Used In Forming Memory Circuitry
[patent_app_type] => utility
[patent_app_number] => 18/540147
[patent_app_country] => US
[patent_app_date] => 2023-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7231
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18540147
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/540147 | Memory Circuitry And Method Used In Forming Memory Circuitry | Dec 13, 2023 | Pending |
Array
(
[id] => 20036269
[patent_doc_number] => 20250174491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => Semiconductor layout pattern and semiconductor stack structure suitable for power amplifier
[patent_app_type] => utility
[patent_app_number] => 18/534741
[patent_app_country] => US
[patent_app_date] => 2023-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18534741
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/534741 | Semiconductor layout pattern and semiconductor stack structure suitable for power amplifier | Dec 10, 2023 | Pending |
Array
(
[id] => 19727203
[patent_doc_number] => 20250029954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => SEMICONDUCTOR DEVICES AND MANUFACTURING METHODS THEREOF, CHIP PACKAGE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/528301
[patent_app_country] => US
[patent_app_date] => 2023-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8414
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18528301
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/528301 | SEMICONDUCTOR DEVICES AND MANUFACTURING METHODS THEREOF, CHIP PACKAGE STRUCTURES | Dec 3, 2023 | Pending |