Thomas Robbins

Array ( [id] => 3955725 [patent_doc_number] => 05930523 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-27 [patent_title] => 'Microcomputer having multiple bus structure coupling CPU to other processing elements' [patent_app_type] => 1 [patent_app_number] => 9/055099 [patent_app_country] => US [patent_app_date] => 1998-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 42 [patent_figures_cnt] => 44 [patent_no_of_words] => 32006 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/930/05930523.pdf [firstpage_image] =>[orig_patent_app_number] => 055099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4057997 [patent_doc_number] => 05913069 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-15 [patent_title] => 'Interleaving memory in distributed vector architecture multiprocessor system' [patent_app_type] => 1 [patent_app_number] => 8/987948 [patent_app_country] => US [patent_app_date] => 1997-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6844 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/913/05913069.pdf [firstpage_image] =>[orig_patent_app_number] => 987948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3941053 [patent_doc_number] => 05946496 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Distributed vector architecture' [patent_app_type] => 1 [patent_app_number] => 8/988524 [patent_app_country] => US [patent_app_date] => 1997-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6823 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946496.pdf [firstpage_image] =>[orig_patent_app_number] => 988524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3952516 [patent_doc_number] => 05872993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Communications system with multiple, simultaneous accesses to a memory' [patent_app_type] => 1 [patent_app_number] => 8/980579 [patent_app_country] => US [patent_app_date] => 1997-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 25 [patent_no_of_words] => 24273 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872993.pdf [firstpage_image] =>[orig_patent_app_number] => 980579 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4017992 [patent_doc_number] => 05859994 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-12 [patent_title] => 'Apparatus and method for modifying instruction length decoding in a computer processor' [patent_app_type] => 1 [patent_app_number] => 8/970597 [patent_app_country] => US [patent_app_date] => 1997-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4545 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/859/05859994.pdf [firstpage_image] =>[orig_patent_app_number] => 970597 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3842407 [patent_doc_number] => 05784634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Pipelined CPU with instruction fetch, execution and write back stages' [patent_app_type] => 1 [patent_app_number] => 8/967267 [patent_app_country] => US [patent_app_date] => 1997-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2480 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784634.pdf [firstpage_image] =>[orig_patent_app_number] => 967267 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4015100 [patent_doc_number] => 05923894 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Adaptable input/output pin control' [patent_app_type] => 1 [patent_app_number] => 8/963346 [patent_app_country] => US [patent_app_date] => 1997-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4043 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923894.pdf [firstpage_image] =>[orig_patent_app_number] => 963346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3772944 [patent_doc_number] => 05852740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-22 [patent_title] => 'Polymorphic network methods and apparatus' [patent_app_type] => 1 [patent_app_number] => 8/951057 [patent_app_country] => US [patent_app_date] => 1997-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 64 [patent_figures_cnt] => 105 [patent_no_of_words] => 22254 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/852/05852740.pdf [firstpage_image] =>[orig_patent_app_number] => 951057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4081017 [patent_doc_number] => 05867652 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-02 [patent_title] => 'Method and apparatus for supporting multiple outstanding network requests on a single connection' [patent_app_type] => 1 [patent_app_number] => 8/953837 [patent_app_country] => US [patent_app_date] => 1997-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 8305 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/867/05867652.pdf [firstpage_image] =>[orig_patent_app_number] => 953837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4070390 [patent_doc_number] => 05864703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-26 [patent_title] => 'Method for providing extended precision in SIMD vector arithmetic operations' [patent_app_type] => 1 [patent_app_number] => 8/947648 [patent_app_country] => US [patent_app_date] => 1997-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5656 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/864/05864703.pdf [firstpage_image] =>[orig_patent_app_number] => 947648 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3772930 [patent_doc_number] => 05852739 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-12-22 [patent_title] => 'Low profile plate interlock mechanism for a computer chassis' [patent_app_type] => 1 [patent_app_number] => 8/947139 [patent_app_country] => US [patent_app_date] => 1997-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2126 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/852/05852739.pdf [firstpage_image] =>[orig_patent_app_number] => 947139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3879008 [patent_doc_number] => 05794034 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'Ordered and reliable maintenance of inter-process relationships in a distributed multiprocessor' [patent_app_type] => 1 [patent_app_number] => 8/935617 [patent_app_country] => US [patent_app_date] => 1997-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5231 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/794/05794034.pdf [firstpage_image] =>[orig_patent_app_number] => 935617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3952444 [patent_doc_number] => 05872989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-02-16 [patent_title] => 'Processor having a register configuration suited for parallel execution control of loop processing' [patent_app_type] => 1 [patent_app_number] => 8/934061 [patent_app_country] => US [patent_app_date] => 1997-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 7739 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/872/05872989.pdf [firstpage_image] =>[orig_patent_app_number] => 934061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3909630 [patent_doc_number] => 05835710 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-10 [patent_title] => 'Network interconnection apparatus, network node apparatus, and packet transfer method for high speed, large capacity inter-network communication' [patent_app_type] => 1 [patent_app_number] => 8/924825 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 66 [patent_no_of_words] => 29972 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/835/05835710.pdf [firstpage_image] =>[orig_patent_app_number] => 924825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4015088 [patent_doc_number] => 05923893 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-13 [patent_title] => 'Method and apparatus for interfacing a processor to a coprocessor' [patent_app_type] => 1 [patent_app_number] => 8/924137 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 26 [patent_no_of_words] => 7383 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/923/05923893.pdf [firstpage_image] =>[orig_patent_app_number] => 924137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3878670 [patent_doc_number] => 05797026 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-18 [patent_title] => 'Method and apparatus for self-snooping a bus during a boundary transaction' [patent_app_type] => 1 [patent_app_number] => 8/921845 [patent_app_country] => US [patent_app_date] => 1997-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7060 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/797/05797026.pdf [firstpage_image] =>[orig_patent_app_number] => 921845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3788834 [patent_doc_number] => 05774738 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-30 [patent_title] => 'State machines' [patent_app_type] => 1 [patent_app_number] => 8/912498 [patent_app_country] => US [patent_app_date] => 1997-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3909 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/774/05774738.pdf [firstpage_image] =>[orig_patent_app_number] => 912498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3850215 [patent_doc_number] => 05815729 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-29 [patent_title] => 'Method and apparatus for on the fly descriptor validation' [patent_app_type] => 1 [patent_app_number] => 8/912264 [patent_app_country] => US [patent_app_date] => 1997-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6259 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/815/05815729.pdf [firstpage_image] =>[orig_patent_app_number] => 912264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3801229 [patent_doc_number] => 05841628 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Miniature circuit card with retractable cord assembly' [patent_app_type] => 1 [patent_app_number] => 8/903129 [patent_app_country] => US [patent_app_date] => 1997-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 34 [patent_no_of_words] => 10238 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841628.pdf [firstpage_image] =>[orig_patent_app_number] => 903129 [rel_patent_id] =>[rel_patent_doc_number] =>)