Thomas Robbins

Array ( [id] => 3939901 [patent_doc_number] => 05954813 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Data processor with transparent operation during a background mode and method therefor' [patent_app_type] => 1 [patent_app_number] => 8/789170 [patent_app_country] => US [patent_app_date] => 1997-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5755 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/954/05954813.pdf [firstpage_image] =>[orig_patent_app_number] => 789170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3895316 [patent_doc_number] => 05765017 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-09 [patent_title] => 'Method and system in a data processing system for efficient management of an indication of a status of each of multiple registers' [patent_app_type] => 1 [patent_app_number] => 8/785149 [patent_app_country] => US [patent_app_date] => 1997-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4731 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/765/05765017.pdf [firstpage_image] =>[orig_patent_app_number] => 785149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3757831 [patent_doc_number] => 05754769 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'Coupling between non-CTOS host and CTOS network' [patent_app_type] => 1 [patent_app_number] => 8/783594 [patent_app_country] => US [patent_app_date] => 1997-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 3604 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754769.pdf [firstpage_image] =>[orig_patent_app_number] => 783594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3785463 [patent_doc_number] => 05734920 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-03-31 [patent_title] => 'Input/output processing IC' [patent_app_type] => 1 [patent_app_number] => 8/835907 [patent_app_country] => US [patent_app_date] => 1997-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 18 [patent_no_of_words] => 6165 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/734/05734920.pdf [firstpage_image] =>[orig_patent_app_number] => 835907 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794949 [patent_doc_number] => 05809319 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'High speed ladder instruction process system for a programmable logic controller' [patent_app_type] => 1 [patent_app_number] => 8/781521 [patent_app_country] => US [patent_app_date] => 1997-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 24 [patent_no_of_words] => 5052 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809319.pdf [firstpage_image] =>[orig_patent_app_number] => 781521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3997906 [patent_doc_number] => 05862350 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Method and mechanism for maintaining integrity within SCSI bus with hot insertion' [patent_app_type] => 1 [patent_app_number] => 8/778514 [patent_app_country] => US [patent_app_date] => 1997-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5437 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/862/05862350.pdf [firstpage_image] =>[orig_patent_app_number] => 778514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3742549 [patent_doc_number] => 05671437 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-23 [patent_title] => 'Quantum dot-tunnel device and information processing apparatus and method using same' [patent_app_type] => 1 [patent_app_number] => 8/766946 [patent_app_country] => US [patent_app_date] => 1996-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3181 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/671/05671437.pdf [firstpage_image] =>[orig_patent_app_number] => 766946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3901932 [patent_doc_number] => 05715477 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Apparatus and method for peripheral device control with integrated data compression' [patent_app_type] => 1 [patent_app_number] => 8/759393 [patent_app_country] => US [patent_app_date] => 1996-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5765 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 351 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/715/05715477.pdf [firstpage_image] =>[orig_patent_app_number] => 759393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3768621 [patent_doc_number] => 05721958 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-24 [patent_title] => 'Apparatus and method for peripheral device control with integrated data compression' [patent_app_type] => 1 [patent_app_number] => 8/759186 [patent_app_country] => US [patent_app_date] => 1996-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5764 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/721/05721958.pdf [firstpage_image] =>[orig_patent_app_number] => 759186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830034 [patent_doc_number] => 05812809 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Data processing system capable of execution of plural instructions in parallel' [patent_app_type] => 1 [patent_app_number] => 8/759498 [patent_app_country] => US [patent_app_date] => 1996-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 4 [patent_no_of_words] => 17878 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812809.pdf [firstpage_image] =>[orig_patent_app_number] => 759498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3879422 [patent_doc_number] => 05794060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'General purpose, multiple precision parallel operation, programmable media processor' [patent_app_type] => 1 [patent_app_number] => 8/754826 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 15429 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/794/05794060.pdf [firstpage_image] =>[orig_patent_app_number] => 754826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3794977 [patent_doc_number] => 05809321 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'General purpose, multiple precision parallel operation, programmable media processor' [patent_app_type] => 1 [patent_app_number] => 8/754429 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 15435 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809321.pdf [firstpage_image] =>[orig_patent_app_number] => 754429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3830968 [patent_doc_number] => 05812870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-22 [patent_title] => 'Personal organizer with interface for recording digital voice files' [patent_app_type] => 1 [patent_app_number] => 8/755247 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 21 [patent_no_of_words] => 11625 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/812/05812870.pdf [firstpage_image] =>[orig_patent_app_number] => 755247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3803386 [patent_doc_number] => 05822603 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'High bandwidth media processor interface for transmitting data in the form of packets with requests linked to associated responses by identification data' [patent_app_type] => 1 [patent_app_number] => 8/754827 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 29 [patent_no_of_words] => 15419 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/822/05822603.pdf [firstpage_image] =>[orig_patent_app_number] => 754827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3879433 [patent_doc_number] => 05794061 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'General purpose, multiple precision parallel operation, programmable media processor' [patent_app_type] => 1 [patent_app_number] => 8/754829 [patent_app_country] => US [patent_app_date] => 1996-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 15421 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/794/05794061.pdf [firstpage_image] =>[orig_patent_app_number] => 754829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3899251 [patent_doc_number] => 05748981 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Microcontroller with in-circuit user programmable microcode' [patent_app_type] => 1 [patent_app_number] => 8/748970 [patent_app_country] => US [patent_app_date] => 1996-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1568 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748981.pdf [firstpage_image] =>[orig_patent_app_number] => 748970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3842527 [patent_doc_number] => 05784641 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-21 [patent_title] => 'Input/output subsystem for computer' [patent_app_type] => 1 [patent_app_number] => 8/745800 [patent_app_country] => US [patent_app_date] => 1996-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 23 [patent_no_of_words] => 4944 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/784/05784641.pdf [firstpage_image] =>[orig_patent_app_number] => 745800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3858479 [patent_doc_number] => 05745723 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-28 [patent_title] => 'Data processing system capable of execution of plural instructions in parallel' [patent_app_type] => 1 [patent_app_number] => 8/721305 [patent_app_country] => US [patent_app_date] => 1996-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 44 [patent_no_of_words] => 17895 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/745/05745723.pdf [firstpage_image] =>[orig_patent_app_number] => 721305 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3719190 [patent_doc_number] => 05655143 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-08-05 [patent_title] => 'PCMICIA card-like device with internal retractable cord mechanism' [patent_app_type] => 1 [patent_app_number] => 8/719329 [patent_app_country] => US [patent_app_date] => 1996-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 34 [patent_no_of_words] => 10239 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/655/05655143.pdf [firstpage_image] =>[orig_patent_app_number] => 719329 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3795057 [patent_doc_number] => 05809326 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Signal processor and method of operating a signal processor' [patent_app_type] => 1 [patent_app_number] => 8/717118 [patent_app_country] => US [patent_app_date] => 1996-09-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3036 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809326.pdf [firstpage_image] =>[orig_patent_app_number] => 717118 [rel_patent_id] =>[rel_patent_doc_number] =>)