
Thomas S. Giampaolo Ii
Examiner (ID: 671, Phone: (303)297-4235 , Office: P/2852 )
| Most Active Art Unit | 2852 |
| Art Unit(s) | 2852 |
| Total Applications | 695 |
| Issued Applications | 583 |
| Pending Applications | 40 |
| Abandoned Applications | 95 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17607277
[patent_doc_number] => 11335769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/171585
[patent_app_country] => US
[patent_app_date] => 2021-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10688
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17171585
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/171585 | Semiconductor device | Feb 8, 2021 | Issued |
Array
(
[id] => 18219676
[patent_doc_number] => 11594626
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Bidirectional switches with active substrate biasing
[patent_app_type] => utility
[patent_app_number] => 17/168593
[patent_app_country] => US
[patent_app_date] => 2021-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4289
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17168593
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/168593 | Bidirectional switches with active substrate biasing | Feb 4, 2021 | Issued |
Array
(
[id] => 18240630
[patent_doc_number] => 20230072941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-09
[patent_title] => LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/800940
[patent_app_country] => US
[patent_app_date] => 2021-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12911
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17800940
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/800940 | LIGHT-EMITTING DEVICE AND METHOD FOR MANUFACTURING SAME | Feb 4, 2021 | Pending |
Array
(
[id] => 17295613
[patent_doc_number] => 20210391452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/155523
[patent_app_country] => US
[patent_app_date] => 2021-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6100
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 490
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17155523
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/155523 | Vertical insulated gate bipolar transistor (IGBT) with two type control gates | Jan 21, 2021 | Issued |
Array
(
[id] => 16873815
[patent_doc_number] => 20210167282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/152703
[patent_app_country] => US
[patent_app_date] => 2021-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4687
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17152703
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/152703 | Semiconductor structure and method for forming the same | Jan 18, 2021 | Issued |
Array
(
[id] => 17752664
[patent_doc_number] => 20220230869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => TAIKO WAFER RING CUT PROCESS METHOD
[patent_app_type] => utility
[patent_app_number] => 17/149805
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2362
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149805
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149805 | Taiko wafer ring cut process method | Jan 14, 2021 | Issued |
Array
(
[id] => 17738232
[patent_doc_number] => 20220223694
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => TRANSISTOR WITH MULTI-LEVEL SELF-ALIGNED GATE AND SOURCE/DRAIN TERMINALS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 17/146513
[patent_app_country] => US
[patent_app_date] => 2021-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13488
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17146513
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/146513 | Transistor with multi-level self-aligned gate and source/drain terminals and methods | Jan 11, 2021 | Issued |
Array
(
[id] => 17263052
[patent_doc_number] => 20210376037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/142401
[patent_app_country] => US
[patent_app_date] => 2021-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17142401
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/142401 | Display device | Jan 5, 2021 | Issued |
Array
(
[id] => 16937005
[patent_doc_number] => 20210202894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/136743
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136743
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/136743 | Display panel | Dec 28, 2020 | Issued |
Array
(
[id] => 16937005
[patent_doc_number] => 20210202894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/136743
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136743
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/136743 | Display panel | Dec 28, 2020 | Issued |
Array
(
[id] => 16937005
[patent_doc_number] => 20210202894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/136743
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136743
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/136743 | Display panel | Dec 28, 2020 | Issued |
Array
(
[id] => 16937005
[patent_doc_number] => 20210202894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/136743
[patent_app_country] => US
[patent_app_date] => 2020-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9833
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17136743
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/136743 | Display panel | Dec 28, 2020 | Issued |
Array
(
[id] => 16812261
[patent_doc_number] => 20210134816
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-06
[patent_title] => Methods of Incorporating Leaker-Devices into Capacitor Configurations to Reduce Cell Disturb, and Capacitor Configurations Incorporating Leaker-Devices
[patent_app_type] => utility
[patent_app_number] => 17/131065
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17131065
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/131065 | Methods of incorporating leaker-devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker-devices | Dec 21, 2020 | Issued |
Array
(
[id] => 18827744
[patent_doc_number] => 11843035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Transistor interface between gate and active region
[patent_app_type] => utility
[patent_app_number] => 17/129760
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5917
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17129760
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/129760 | Transistor interface between gate and active region | Dec 20, 2020 | Issued |
Array
(
[id] => 19706973
[patent_doc_number] => 12201036
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Laser annealing of qubits using a diffractive beam splitter
[patent_app_type] => utility
[patent_app_number] => 17/124771
[patent_app_country] => US
[patent_app_date] => 2020-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 13015
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17124771
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/124771 | Laser annealing of qubits using a diffractive beam splitter | Dec 16, 2020 | Issued |
Array
(
[id] => 18073724
[patent_doc_number] => 11532564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Package structure
[patent_app_type] => utility
[patent_app_number] => 17/121089
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7116
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121089
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121089 | Package structure | Dec 13, 2020 | Issued |
Array
(
[id] => 17716616
[patent_doc_number] => 11380615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Tight pitch wirings and capacitor(s)
[patent_app_type] => utility
[patent_app_number] => 17/118876
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17118876
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/118876 | Tight pitch wirings and capacitor(s) | Dec 10, 2020 | Issued |
Array
(
[id] => 17574389
[patent_doc_number] => 11322664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => Method of manufacturing light emitting device
[patent_app_type] => utility
[patent_app_number] => 17/119570
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 9347
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119570
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119570 | Method of manufacturing light emitting device | Dec 10, 2020 | Issued |
Array
(
[id] => 16920691
[patent_doc_number] => 20210193783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-24
[patent_title] => ORGANIC LIGHT EMITTING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/118039
[patent_app_country] => US
[patent_app_date] => 2020-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6973
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17118039
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/118039 | Organic light emitting display device | Dec 9, 2020 | Issued |
Array
(
[id] => 16724071
[patent_doc_number] => 20210091218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => DOUBLE-CHANNEL HEMT DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/115459
[patent_app_country] => US
[patent_app_date] => 2020-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5054
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17115459
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/115459 | Double-channel HEMT device and manufacturing method thereof | Dec 7, 2020 | Issued |