
Thomas S. Giampaolo Ii
Examiner (ID: 671, Phone: (303)297-4235 , Office: P/2852 )
| Most Active Art Unit | 2852 |
| Art Unit(s) | 2852 |
| Total Applications | 695 |
| Issued Applications | 583 |
| Pending Applications | 40 |
| Abandoned Applications | 95 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17395851
[patent_doc_number] => 11244875
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Semiconductor device and manufacturing method for semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/558482
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 4945
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558482
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558482 | Semiconductor device and manufacturing method for semiconductor device | Sep 2, 2019 | Issued |
Array
(
[id] => 15625335
[patent_doc_number] => 20200083072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => Process Temperature Measurement Device Fabrication Techniques and Methods of Calibration and Data Interpolation of the Same
[patent_app_type] => utility
[patent_app_number] => 16/558471
[patent_app_country] => US
[patent_app_date] => 2019-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16558471
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/558471 | Process temperature measurement device fabrication techniques and methods of calibration and data interpolation of the same | Sep 2, 2019 | Issued |
Array
(
[id] => 17780398
[patent_doc_number] => 20220246748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => Cell Structure and Semiconductor Device Using Same
[patent_app_type] => utility
[patent_app_number] => 17/621970
[patent_app_country] => US
[patent_app_date] => 2019-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17621970
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/621970 | Cell structure and semiconductor device using same | Aug 27, 2019 | Issued |
Array
(
[id] => 18736921
[patent_doc_number] => 11805677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Display substrate, display panel, and manufacturing method of display substrate
[patent_app_type] => utility
[patent_app_number] => 16/967226
[patent_app_country] => US
[patent_app_date] => 2019-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 21374
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16967226
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/967226 | Display substrate, display panel, and manufacturing method of display substrate | Aug 26, 2019 | Issued |
Array
(
[id] => 15274329
[patent_doc_number] => 20190385899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-19
[patent_title] => DAM LAMINATE ISOLATION SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/550834
[patent_app_country] => US
[patent_app_date] => 2019-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2915
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16550834
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/550834 | DAM LAMINATE ISOLATION SUBSTRATE | Aug 25, 2019 | Abandoned |
Array
(
[id] => 16660913
[patent_doc_number] => 20210057550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-25
[patent_title] => METHOD FOR FORMING SEMICONDUCTOR DEVICE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/548446
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12400
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548446
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548446 | Method for forming semiconductor device structure | Aug 21, 2019 | Issued |
Array
(
[id] => 16865891
[patent_doc_number] => 11024644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies
[patent_app_type] => utility
[patent_app_number] => 16/548471
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7443
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548471
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548471 | Integrated assemblies having vertically-spaced channel material segments, and methods of forming integrated assemblies | Aug 21, 2019 | Issued |
Array
(
[id] => 17396004
[patent_doc_number] => 11245029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Structure and formation method of semiconductor device with metal gate stack
[patent_app_type] => utility
[patent_app_number] => 16/548483
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 31
[patent_no_of_words] => 8510
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548483
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548483 | Structure and formation method of semiconductor device with metal gate stack | Aug 21, 2019 | Issued |
Array
(
[id] => 17210831
[patent_doc_number] => 11171209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-09
[patent_title] => Semiconductor device and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 16/548430
[patent_app_country] => US
[patent_app_date] => 2019-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 38
[patent_no_of_words] => 9672
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16548430
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/548430 | Semiconductor device and method of manufacture | Aug 21, 2019 | Issued |
Array
(
[id] => 16668687
[patent_doc_number] => 10937946
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Semiconductor structure and method for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/541172
[patent_app_country] => US
[patent_app_date] => 2019-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4548
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16541172
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/541172 | Semiconductor structure and method for forming the same | Aug 14, 2019 | Issued |
Array
(
[id] => 17310460
[patent_doc_number] => 11211587
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Organic light-emitting diode display with structured electrode
[patent_app_type] => utility
[patent_app_number] => 16/521837
[patent_app_country] => US
[patent_app_date] => 2019-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 18
[patent_no_of_words] => 6076
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16521837
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/521837 | Organic light-emitting diode display with structured electrode | Jul 24, 2019 | Issued |
Array
(
[id] => 16080935
[patent_doc_number] => 20200194454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => VERTICAL MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/515113
[patent_app_country] => US
[patent_app_date] => 2019-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5293
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16515113
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/515113 | VERTICAL MEMORY DEVICE | Jul 17, 2019 | Abandoned |
Array
(
[id] => 16609582
[patent_doc_number] => 10910598
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Lighting apparatus using organic light emitting diode and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/513648
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 28
[patent_no_of_words] => 13599
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513648 | Lighting apparatus using organic light emitting diode and manufacturing method thereof | Jul 15, 2019 | Issued |
Array
(
[id] => 15688693
[patent_doc_number] => 20200099010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => PROTECTION FILM FOR WINDOW OF DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/512012
[patent_app_country] => US
[patent_app_date] => 2019-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16512012
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/512012 | Protection film for window of display device | Jul 14, 2019 | Issued |
Array
(
[id] => 16815590
[patent_doc_number] => 11000387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Implant for cartilage repair
[patent_app_type] => utility
[patent_app_number] => 16/504826
[patent_app_country] => US
[patent_app_date] => 2019-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 97
[patent_no_of_words] => 26975
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16504826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/504826 | Implant for cartilage repair | Jul 7, 2019 | Issued |
Array
(
[id] => 15043469
[patent_doc_number] => 20190332739
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => METHOD AND SYSTEM FOR FORMING CONDUCTIVE GRID OF INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/505626
[patent_app_country] => US
[patent_app_date] => 2019-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6526
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16505626
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/505626 | Method and system for forming conductive grid of integrated circuit | Jul 7, 2019 | Issued |
Array
(
[id] => 17745807
[patent_doc_number] => 11393889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-19
[patent_title] => Flexible display panel and display device
[patent_app_type] => utility
[patent_app_number] => 16/460837
[patent_app_country] => US
[patent_app_date] => 2019-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 6188
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 346
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16460837
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/460837 | Flexible display panel and display device | Jul 1, 2019 | Issued |
Array
(
[id] => 16262339
[patent_doc_number] => 10753767
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-25
[patent_title] => Identification of failed sensors in a system of interconnected devices
[patent_app_type] => utility
[patent_app_number] => 16/457149
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6647
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457149
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457149 | Identification of failed sensors in a system of interconnected devices | Jun 27, 2019 | Issued |
Array
(
[id] => 16545015
[patent_doc_number] => 20200411430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => SIDEWAYS VIAS IN ISOLATION AREAS TO CONTACT INTERIOR LAYERS IN STACKED DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/457669
[patent_app_country] => US
[patent_app_date] => 2019-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16457669
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/457669 | Sideways vias in isolation areas to contact interior layers in stacked devices | Jun 27, 2019 | Issued |
Array
(
[id] => 16545013
[patent_doc_number] => 20200411428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => MEMORY DEVICES WITH A LOGIC REGION BETWEEN MEMORY REGIONS
[patent_app_type] => utility
[patent_app_number] => 16/454279
[patent_app_country] => US
[patent_app_date] => 2019-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12439
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16454279
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/454279 | MEMORY DEVICES WITH A LOGIC REGION BETWEEN MEMORY REGIONS | Jun 26, 2019 | Abandoned |