
Thomas S. Giampaolo Ii
Examiner (ID: 671, Phone: (303)297-4235 , Office: P/2852 )
| Most Active Art Unit | 2852 |
| Art Unit(s) | 2852 |
| Total Applications | 695 |
| Issued Applications | 583 |
| Pending Applications | 40 |
| Abandoned Applications | 95 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19688167
[patent_doc_number] => 20250006712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => STACKED LED CHIPS
[patent_app_type] => utility
[patent_app_number] => 18/345270
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18345270
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/345270 | STACKED LED CHIPS | Jun 29, 2023 | Pending |
Array
(
[id] => 19671013
[patent_doc_number] => 12183785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Monolithic semiconductor device assemblies
[patent_app_type] => utility
[patent_app_number] => 18/340650
[patent_app_country] => US
[patent_app_date] => 2023-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 25
[patent_no_of_words] => 7578
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18340650
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/340650 | Monolithic semiconductor device assemblies | Jun 22, 2023 | Issued |
Array
(
[id] => 19664024
[patent_doc_number] => 20240431089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/338984
[patent_app_country] => US
[patent_app_date] => 2023-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18338984
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/338984 | MEMORY DEVICE | Jun 20, 2023 | Pending |
Array
(
[id] => 18943454
[patent_doc_number] => 20240038593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => CONTACT STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/333682
[patent_app_country] => US
[patent_app_date] => 2023-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9532
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18333682
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/333682 | Contact structure and manufacturing method thereof | Jun 12, 2023 | Issued |
Array
(
[id] => 19619431
[patent_doc_number] => 20240405111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => TRIAC GATE DESIGN FOR COMMUTATION SENSITIVITY TRADE OFF IMPROVEMENT
[patent_app_type] => utility
[patent_app_number] => 18/204009
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18204009
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/204009 | TRIAC GATE DESIGN FOR COMMUTATION SENSITIVITY TRADE OFF IMPROVEMENT | May 30, 2023 | Pending |
Array
(
[id] => 19619431
[patent_doc_number] => 20240405111
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => TRIAC GATE DESIGN FOR COMMUTATION SENSITIVITY TRADE OFF IMPROVEMENT
[patent_app_type] => utility
[patent_app_number] => 18/204009
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18204009
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/204009 | TRIAC GATE DESIGN FOR COMMUTATION SENSITIVITY TRADE OFF IMPROVEMENT | May 30, 2023 | Pending |
Array
(
[id] => 19619417
[patent_doc_number] => 20240405097
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => FIN JOG STRUCTURE AND METHODS OF MAKING SAME
[patent_app_type] => utility
[patent_app_number] => 18/326214
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18326214
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/326214 | FIN JOG STRUCTURE AND METHODS OF MAKING SAME | May 30, 2023 | Pending |
Array
(
[id] => 18698574
[patent_doc_number] => 20230329056
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-12
[patent_title] => ORGANIC LIGHT EMITTING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/323332
[patent_app_country] => US
[patent_app_date] => 2023-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6987
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18323332
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/323332 | Organic light emitting display device | May 23, 2023 | Issued |
Array
(
[id] => 18653403
[patent_doc_number] => 20230299243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-21
[patent_title] => LIGHT EMITTING MODULE
[patent_app_type] => utility
[patent_app_number] => 18/201743
[patent_app_country] => US
[patent_app_date] => 2023-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18201743
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/201743 | LIGHT EMITTING MODULE | May 23, 2023 | Pending |
Array
(
[id] => 19328825
[patent_doc_number] => 12046514
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-23
[patent_title] => Semiconductor wafer and semiconductor chip
[patent_app_type] => utility
[patent_app_number] => 18/319557
[patent_app_country] => US
[patent_app_date] => 2023-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 37
[patent_no_of_words] => 8952
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18319557
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/319557 | Semiconductor wafer and semiconductor chip | May 17, 2023 | Issued |
Array
(
[id] => 18961199
[patent_doc_number] => 20240049526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => Display Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/196811
[patent_app_country] => US
[patent_app_date] => 2023-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15450
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18196811
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/196811 | Display Apparatus | May 11, 2023 | Pending |
Array
(
[id] => 18600288
[patent_doc_number] => 20230275089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-31
[patent_title] => LOGIC CIRCUIT CAPABLE OF PREVENTING LATCH-UP
[patent_app_type] => utility
[patent_app_number] => 18/143608
[patent_app_country] => US
[patent_app_date] => 2023-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3128
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18143608
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/143608 | Logic circuit capable of preventing latch-up | May 4, 2023 | Issued |
Array
(
[id] => 18555466
[patent_doc_number] => 20230253483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE WITH METAL GATE STACK
[patent_app_type] => utility
[patent_app_number] => 18/305086
[patent_app_country] => US
[patent_app_date] => 2023-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18305086
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/305086 | SEMICONDUCTOR DEVICE STRUCTURE WITH METAL GATE STACK | Apr 20, 2023 | Pending |
Array
(
[id] => 19531831
[patent_doc_number] => 20240355733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/303588
[patent_app_country] => US
[patent_app_date] => 2023-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18303588
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/303588 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF | Apr 19, 2023 | Pending |
Array
(
[id] => 18586132
[patent_doc_number] => 20230268397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => SEMICONDUCTOR DEVICE WITH STRAIN RELAXED LAYER
[patent_app_type] => utility
[patent_app_number] => 18/135206
[patent_app_country] => US
[patent_app_date] => 2023-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3350
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18135206
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/135206 | Semiconductor device with strain relaxed layer | Apr 16, 2023 | Issued |
Array
(
[id] => 18555440
[patent_doc_number] => 20230253457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => SEMICONDUCTOR DEVICE WITH STRAIN RELAXED LAYER
[patent_app_type] => utility
[patent_app_number] => 18/135203
[patent_app_country] => US
[patent_app_date] => 2023-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3347
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18135203
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/135203 | Semiconductor device with strain relaxed layer | Apr 16, 2023 | Issued |
Array
(
[id] => 18680250
[patent_doc_number] => 20230317908
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-05
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/182233
[patent_app_country] => US
[patent_app_date] => 2023-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 36554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18182233
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/182233 | DISPLAY DEVICE | Mar 9, 2023 | Pending |
Array
(
[id] => 19436172
[patent_doc_number] => 20240304670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => Multi-Channel High Electron Mobility Transistor with Reduced Input Capacitance
[patent_app_type] => utility
[patent_app_number] => 18/118980
[patent_app_country] => US
[patent_app_date] => 2023-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18118980
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/118980 | Multi-Channel High Electron Mobility Transistor with Reduced Input Capacitance | Mar 7, 2023 | Pending |
Array
(
[id] => 18729574
[patent_doc_number] => 20230343870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 18/180840
[patent_app_country] => US
[patent_app_date] => 2023-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18180840
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/180840 | HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME | Mar 7, 2023 | Pending |
Array
(
[id] => 19436172
[patent_doc_number] => 20240304670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => Multi-Channel High Electron Mobility Transistor with Reduced Input Capacitance
[patent_app_type] => utility
[patent_app_number] => 18/118980
[patent_app_country] => US
[patent_app_date] => 2023-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18118980
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/118980 | Multi-Channel High Electron Mobility Transistor with Reduced Input Capacitance | Mar 7, 2023 | Pending |