
Thong Quoc Le
Examiner (ID: 7338, Phone: (571)272-1783 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2827 |
| Total Applications | 2911 |
| Issued Applications | 2782 |
| Pending Applications | 78 |
| Abandoned Applications | 84 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16943367
[patent_doc_number] => 11055614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Memristive nanofiber neural networks
[patent_app_type] => utility
[patent_app_number] => 16/786420
[patent_app_country] => US
[patent_app_date] => 2020-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3671
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16786420
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/786420 | Memristive nanofiber neural networks | Feb 9, 2020 | Issued |
Array
(
[id] => 17209369
[patent_doc_number] => 11169741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-09
[patent_title] => Storage device and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/784117
[patent_app_country] => US
[patent_app_date] => 2020-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 10868
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16784117
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/784117 | Storage device and method of operating the same | Feb 5, 2020 | Issued |
Array
(
[id] => 17009446
[patent_doc_number] => 20210240607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => TEMPERATURE-BASED DATA STORAGE PROCESSING
[patent_app_type] => utility
[patent_app_number] => 16/783012
[patent_app_country] => US
[patent_app_date] => 2020-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9693
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16783012
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/783012 | Temperature-based data storage processing | Feb 4, 2020 | Issued |
Array
(
[id] => 17032551
[patent_doc_number] => 11094368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Memory, memory chip and memory data access method
[patent_app_type] => utility
[patent_app_number] => 16/779677
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6840
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779677
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779677 | Memory, memory chip and memory data access method | Feb 2, 2020 | Issued |
Array
(
[id] => 17010675
[patent_doc_number] => 20210241836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => CONTROLLING TIMING AND RAMP RATE OF PROGRAM-INHIBIT VOLTAGE SIGNAL DURING PROGRAMMING TO OPTIMIZE PEAK CURRENT
[patent_app_type] => utility
[patent_app_number] => 16/778821
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16778821
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/778821 | Controlling timing and ramp rate of program-inhibit voltage signal during programming to optimize peak current | Jan 30, 2020 | Issued |
Array
(
[id] => 17645038
[patent_doc_number] => 20220172777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-02
[patent_title] => MEMORY CONTROL CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/436453
[patent_app_country] => US
[patent_app_date] => 2020-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13252
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17436453
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/436453 | MEMORY CONTROL CIRCUIT | Jan 29, 2020 | Abandoned |
Array
(
[id] => 16208758
[patent_doc_number] => 20200241748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/775739
[patent_app_country] => US
[patent_app_date] => 2020-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9210
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16775739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/775739 | Nonvolatile semiconductor memory device | Jan 28, 2020 | Issued |
Array
(
[id] => 16495823
[patent_doc_number] => 10861875
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/751293
[patent_app_country] => US
[patent_app_date] => 2020-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 8880
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16751293
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/751293 | Semiconductor memory device | Jan 23, 2020 | Issued |
Array
(
[id] => 16684170
[patent_doc_number] => 10943659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Data state synchronization
[patent_app_type] => utility
[patent_app_number] => 16/744643
[patent_app_country] => US
[patent_app_date] => 2020-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16744643
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/744643 | Data state synchronization | Jan 15, 2020 | Issued |
Array
(
[id] => 16211172
[patent_doc_number] => 20200244162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => CHARGE PUMP CIRCUIT, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/743324
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16743324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/743324 | Charge pump circuit, semiconductor device, and semiconductor memory device | Jan 14, 2020 | Issued |
Array
(
[id] => 16211172
[patent_doc_number] => 20200244162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => CHARGE PUMP CIRCUIT, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/743324
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16743324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/743324 | Charge pump circuit, semiconductor device, and semiconductor memory device | Jan 14, 2020 | Issued |
Array
(
[id] => 16211172
[patent_doc_number] => 20200244162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => CHARGE PUMP CIRCUIT, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/743324
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16743324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/743324 | Charge pump circuit, semiconductor device, and semiconductor memory device | Jan 14, 2020 | Issued |
Array
(
[id] => 16211172
[patent_doc_number] => 20200244162
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => CHARGE PUMP CIRCUIT, SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/743324
[patent_app_country] => US
[patent_app_date] => 2020-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3112
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16743324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/743324 | Charge pump circuit, semiconductor device, and semiconductor memory device | Jan 14, 2020 | Issued |
Array
(
[id] => 16315850
[patent_doc_number] => 20200294588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => SEMICONDUCTOR STORAGE APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/742862
[patent_app_country] => US
[patent_app_date] => 2020-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4685
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16742862
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/742862 | Semiconductor storage apparatus | Jan 13, 2020 | Issued |
Array
(
[id] => 17448713
[patent_doc_number] => 20220069218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => RESISTIVE RANDOM ACCESS MEMORY WITH PREFORMED FILAMENTS
[patent_app_type] => utility
[patent_app_number] => 17/424792
[patent_app_country] => US
[patent_app_date] => 2020-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3253
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17424792
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/424792 | Resistive random access memory with preformed filaments | Jan 12, 2020 | Issued |
Array
(
[id] => 16285994
[patent_doc_number] => 20200279596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => MAGNETIC MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/741246
[patent_app_country] => US
[patent_app_date] => 2020-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741246 | Magnetic memory device | Jan 12, 2020 | Issued |
Array
(
[id] => 17121912
[patent_doc_number] => 11133052
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Feedback for power management of a memory die using shorting
[patent_app_type] => utility
[patent_app_number] => 16/740281
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8968
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16740281
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/740281 | Feedback for power management of a memory die using shorting | Jan 9, 2020 | Issued |
Array
(
[id] => 16911231
[patent_doc_number] => 11043279
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-22
[patent_title] => Method for reading three-dimensional flash memory
[patent_app_type] => utility
[patent_app_number] => 16/729838
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8133
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16729838
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/729838 | Method for reading three-dimensional flash memory | Dec 29, 2019 | Issued |
Array
(
[id] => 16934578
[patent_doc_number] => 20210200467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => SIGNALLING FOR HETEROGENEOUS MEMORY SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/730070
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5707
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16730070
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/730070 | Signaling for heterogeneous memory systems | Dec 29, 2019 | Issued |
Array
(
[id] => 16684150
[patent_doc_number] => 10943638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Semiconductor memory device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/726724
[patent_app_country] => US
[patent_app_date] => 2019-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7994
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16726724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/726724 | Semiconductor memory device and operating method thereof | Dec 23, 2019 | Issued |