
Thong Quoc Le
Examiner (ID: 18725, Phone: (571)272-1783 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2818 |
| Total Applications | 2911 |
| Issued Applications | 2782 |
| Pending Applications | 78 |
| Abandoned Applications | 84 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12214650
[patent_doc_number] => 09911465
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-06
[patent_title] => 'High bandwidth memory (HBM) bandwidth aggregation switch'
[patent_app_type] => utility
[patent_app_number] => 15/346512
[patent_app_country] => US
[patent_app_date] => 2016-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 8994
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15346512
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/346512 | High bandwidth memory (HBM) bandwidth aggregation switch | Nov 7, 2016 | Issued |
Array
(
[id] => 11701558
[patent_doc_number] => 09691482
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-27
[patent_title] => 'Optical storage device utilizing quantum silos'
[patent_app_type] => utility
[patent_app_number] => 15/339902
[patent_app_country] => US
[patent_app_date] => 2016-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2888
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15339902
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/339902 | Optical storage device utilizing quantum silos | Oct 30, 2016 | Issued |
Array
(
[id] => 11904348
[patent_doc_number] => 09773787
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => 'Semiconductor device, memory device, electronic device, or method for driving the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/338610
[patent_app_country] => US
[patent_app_date] => 2016-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 94
[patent_no_of_words] => 39200
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15338610
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/338610 | Semiconductor device, memory device, electronic device, or method for driving the semiconductor device | Oct 30, 2016 | Issued |
Array
(
[id] => 13292943
[patent_doc_number] => 10157670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Apparatuses including memory cells and methods of operation of same
[patent_app_type] => utility
[patent_app_number] => 15/338154
[patent_app_country] => US
[patent_app_date] => 2016-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 13229
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15338154
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/338154 | Apparatuses including memory cells and methods of operation of same | Oct 27, 2016 | Issued |
Array
(
[id] => 11910968
[patent_doc_number] => 09779786
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-10-03
[patent_title] => 'Tensor operations and acceleration'
[patent_app_type] => utility
[patent_app_number] => 15/334746
[patent_app_country] => US
[patent_app_date] => 2016-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6963
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15334746
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/334746 | Tensor operations and acceleration | Oct 25, 2016 | Issued |
Array
(
[id] => 11425131
[patent_doc_number] => 20170033277
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-02
[patent_title] => 'MAGNETIC ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 15/290408
[patent_app_country] => US
[patent_app_date] => 2016-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10121
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15290408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/290408 | Magnetic element | Oct 10, 2016 | Issued |
Array
(
[id] => 11404630
[patent_doc_number] => 20170025168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'SRAM CELL WITH DYNAMIC SPLIT GROUND AND SPLIT WORDLINE'
[patent_app_type] => utility
[patent_app_number] => 15/287263
[patent_app_country] => US
[patent_app_date] => 2016-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2582
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15287263
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/287263 | SRAM cell with dynamic split ground and split wordline | Oct 5, 2016 | Issued |
Array
(
[id] => 12293472
[patent_doc_number] => 09934843
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => SRAM cell with dynamic split ground and split wordline
[patent_app_type] => utility
[patent_app_number] => 15/287274
[patent_app_country] => US
[patent_app_date] => 2016-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2518
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15287274
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/287274 | SRAM cell with dynamic split ground and split wordline | Oct 5, 2016 | Issued |
Array
(
[id] => 11861747
[patent_doc_number] => 09741435
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-22
[patent_title] => 'Sense amplifier circuit'
[patent_app_type] => utility
[patent_app_number] => 15/281400
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6342
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15281400
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/281400 | Sense amplifier circuit | Sep 29, 2016 | Issued |
Array
(
[id] => 11532382
[patent_doc_number] => 20170092360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'METHOD TO PREVENT LOSS OF DATA OF A TRANSISTOR-BASED MEMORY UNIT'
[patent_app_type] => utility
[patent_app_number] => 15/279970
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2527
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15279970
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/279970 | Method to prevent loss of data of a transistor-based memory unit | Sep 28, 2016 | Issued |
Array
(
[id] => 12595113
[patent_doc_number] => 20180090201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => METHOD AND APPARATUS FOR PROGRAMMING NON-VOLATILE MEMORY USING A MULTI-CELL STORAGE CELL GROUP TO PROVIDE ERROR LOCATION INFORMATION FOR RETENTION ERRORS
[patent_app_type] => utility
[patent_app_number] => 15/276588
[patent_app_country] => US
[patent_app_date] => 2016-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12864
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15276588
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/276588 | Method and apparatus for programming non-volatile memory using a multi-cell storage cell group to provide error location information for retention errors | Sep 25, 2016 | Issued |
Array
(
[id] => 11571551
[patent_doc_number] => 20170110195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'NON-VOLATILE MEMORY CELL AND METHOD OF OPERATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/275454
[patent_app_country] => US
[patent_app_date] => 2016-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2968
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15275454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/275454 | Non-volatile memory cell and method of operating the same | Sep 24, 2016 | Issued |
Array
(
[id] => 12088915
[patent_doc_number] => 09842647
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-12
[patent_title] => 'Programming of resistive random access memory for analog computation'
[patent_app_type] => utility
[patent_app_number] => 15/267124
[patent_app_country] => US
[patent_app_date] => 2016-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 14726
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15267124
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/267124 | Programming of resistive random access memory for analog computation | Sep 14, 2016 | Issued |
Array
(
[id] => 11883481
[patent_doc_number] => 09754661
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/264450
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9885
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15264450
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/264450 | Semiconductor device | Sep 12, 2016 | Issued |
Array
(
[id] => 13681923
[patent_doc_number] => 20160379698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-29
[patent_title] => MAGNETIC MEMORY ELEMENT AND MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/263952
[patent_app_country] => US
[patent_app_date] => 2016-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19519
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15263952
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/263952 | Magnetic memory element and memory device | Sep 12, 2016 | Issued |
Array
(
[id] => 11817696
[patent_doc_number] => 09721653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-01
[patent_title] => 'Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture'
[patent_app_type] => utility
[patent_app_number] => 15/254792
[patent_app_country] => US
[patent_app_date] => 2016-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 20192
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15254792
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/254792 | Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture | Aug 31, 2016 | Issued |
Array
(
[id] => 12061613
[patent_doc_number] => 20170337957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'METHOD AND SYSTEM FOR POWER SIGNATURE SUPPRESSION IN MEMORY DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/247050
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11223
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15247050
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/247050 | Method and system for power signature suppression in memory devices | Aug 24, 2016 | Issued |
Array
(
[id] => 12223132
[patent_doc_number] => 20180061492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'WRITE BANDWIDTH ENHANCEMENT SCHEME IN PHASE CHANGE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/247158
[patent_app_country] => US
[patent_app_date] => 2016-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7066
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15247158
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/247158 | WRITE BANDWIDTH ENHANCEMENT SCHEME IN PHASE CHANGE MEMORY | Aug 24, 2016 | Abandoned |
Array
(
[id] => 11910993
[patent_doc_number] => 09779811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-03
[patent_title] => 'Apparatuses and methods for efficient write in a cross-point array'
[patent_app_type] => utility
[patent_app_number] => 15/237363
[patent_app_country] => US
[patent_app_date] => 2016-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 9891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15237363
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/237363 | Apparatuses and methods for efficient write in a cross-point array | Aug 14, 2016 | Issued |
Array
(
[id] => 11817690
[patent_doc_number] => 09721647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-01
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/212162
[patent_app_country] => US
[patent_app_date] => 2016-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6596
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15212162
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/212162 | Semiconductor device | Jul 14, 2016 | Issued |