
Thong Quoc Le
Examiner (ID: 5725, Phone: (571)272-1783 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2818, 2827 |
| Total Applications | 2906 |
| Issued Applications | 2764 |
| Pending Applications | 98 |
| Abandoned Applications | 83 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19912378
[patent_doc_number] => 12288596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-29
[patent_title] => Semiconductor memory device, processing system including the same and power control circuit for the same
[patent_app_type] => utility
[patent_app_number] => 18/102597
[patent_app_country] => US
[patent_app_date] => 2023-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18102597
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/102597 | Semiconductor memory device, processing system including the same and power control circuit for the same | Jan 26, 2023 | Issued |
Array
(
[id] => 19950233
[patent_doc_number] => 12321598
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Nonvolatile semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 18/101338
[patent_app_country] => US
[patent_app_date] => 2023-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 38
[patent_no_of_words] => 4227
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 362
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18101338
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/101338 | Nonvolatile semiconductor memory device | Jan 24, 2023 | Issued |
Array
(
[id] => 19175879
[patent_doc_number] => 20240161853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM PERFORMING ERROR CORRECTION OPERATION
[patent_app_type] => utility
[patent_app_number] => 18/101123
[patent_app_country] => US
[patent_app_date] => 2023-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5507
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18101123
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/101123 | Semiconductor memory device and memory system performing error correction operation | Jan 24, 2023 | Issued |
Array
(
[id] => 19679065
[patent_doc_number] => 12190936
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-07
[patent_title] => System and method for refreshing dynamic random access memory
[patent_app_type] => utility
[patent_app_number] => 18/158715
[patent_app_country] => US
[patent_app_date] => 2023-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9638
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18158715
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/158715 | System and method for refreshing dynamic random access memory | Jan 23, 2023 | Issued |
Array
(
[id] => 19842523
[patent_doc_number] => 12254922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Memory device including switching material and phase change material
[patent_app_type] => utility
[patent_app_number] => 18/157408
[patent_app_country] => US
[patent_app_date] => 2023-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 9336
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18157408
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/157408 | Memory device including switching material and phase change material | Jan 19, 2023 | Issued |
Array
(
[id] => 19742893
[patent_doc_number] => 12219755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Anti-fuse device and method
[patent_app_type] => utility
[patent_app_number] => 18/156625
[patent_app_country] => US
[patent_app_date] => 2023-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 16549
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18156625
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/156625 | Anti-fuse device and method | Jan 18, 2023 | Issued |
Array
(
[id] => 18833589
[patent_doc_number] => 20230402116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => NON-VOLATILE MEMORY DEVICE HAVING A FUSE TYPE MEMORY CELL ARRAY
[patent_app_type] => utility
[patent_app_number] => 18/096788
[patent_app_country] => US
[patent_app_date] => 2023-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12687
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18096788
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/096788 | Non-volatile memory device having a fuse type memory cell array | Jan 12, 2023 | Issued |
Array
(
[id] => 19022879
[patent_doc_number] => 20240079050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => MEMORY DEVICE AND METHOD FOR OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/152635
[patent_app_country] => US
[patent_app_date] => 2023-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18152635
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/152635 | Memory device and method for operating the same | Jan 9, 2023 | Issued |
Array
(
[id] => 19796072
[patent_doc_number] => 12237037
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Device of generating reference voltages for multi-level signaling and memory system including the same
[patent_app_type] => utility
[patent_app_number] => 18/151784
[patent_app_country] => US
[patent_app_date] => 2023-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 23
[patent_no_of_words] => 12574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18151784
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/151784 | Device of generating reference voltages for multi-level signaling and memory system including the same | Jan 8, 2023 | Issued |
Array
(
[id] => 19873528
[patent_doc_number] => 12266397
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-04-01
[patent_title] => Amplification circuit, control method, and memory
[patent_app_type] => utility
[patent_app_number] => 18/151464
[patent_app_country] => US
[patent_app_date] => 2023-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8163
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 677
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18151464
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/151464 | Amplification circuit, control method, and memory | Jan 7, 2023 | Issued |
Array
(
[id] => 19305252
[patent_doc_number] => 20240233832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => PAGE BUFFER CIRCUITS IN MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/150594
[patent_app_country] => US
[patent_app_date] => 2023-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18150594
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/150594 | Page buffer circuits in memory devices | Jan 4, 2023 | Issued |
Array
(
[id] => 19842551
[patent_doc_number] => 12254950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Dies, semiconductor package structures, enable pin configuration methods and memories
[patent_app_type] => utility
[patent_app_number] => 18/148875
[patent_app_country] => US
[patent_app_date] => 2022-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 13432
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18148875
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/148875 | Dies, semiconductor package structures, enable pin configuration methods and memories | Dec 29, 2022 | Issued |
Array
(
[id] => 18812234
[patent_doc_number] => 20230386571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => SYSTEMS AND METHODS FOR DATA STORAGE
[patent_app_type] => utility
[patent_app_number] => 18/069820
[patent_app_country] => US
[patent_app_date] => 2022-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18069820
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/069820 | Systems and methods for data storage | Dec 20, 2022 | Issued |
Array
(
[id] => 18324147
[patent_doc_number] => 20230122275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => VOLTAGE CALIBRATION SCANS TO REDUCE MEMORY DEVICE OVERHEAD
[patent_app_type] => utility
[patent_app_number] => 18/083992
[patent_app_country] => US
[patent_app_date] => 2022-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9396
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18083992
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/083992 | Voltage calibration scans to reduce memory device overhead | Dec 18, 2022 | Issued |
Array
(
[id] => 19022870
[patent_doc_number] => 20240079041
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => INTEGRATED CIRCUIT AND MEMORY DEVICE INCLUDING SAMPLING CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/080293
[patent_app_country] => US
[patent_app_date] => 2022-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8344
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18080293
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/080293 | Integrated circuit and memory device including sampling circuit | Dec 12, 2022 | Issued |
Array
(
[id] => 19726897
[patent_doc_number] => 20250029648
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => SEMICONDUCTOR DEVICE, DISPLAY APPARATUS, DATA PROCESSING SYSTEM, AND CONTROL SYSTEM OF THE SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/715300
[patent_app_country] => US
[patent_app_date] => 2022-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 32793
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18715300
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/715300 | SEMICONDUCTOR DEVICE, DISPLAY APPARATUS, DATA PROCESSING SYSTEM, AND CONTROL SYSTEM OF THE SEMICONDUCTOR DEVICE | Dec 4, 2022 | Pending |
Array
(
[id] => 19356151
[patent_doc_number] => 12056599
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Methods of performing processing-in-memory operations, and related devices and systems
[patent_app_type] => utility
[patent_app_number] => 18/061005
[patent_app_country] => US
[patent_app_date] => 2022-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 15539
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18061005
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/061005 | Methods of performing processing-in-memory operations, and related devices and systems | Dec 1, 2022 | Issued |
Array
(
[id] => 18223336
[patent_doc_number] => 20230062330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/054746
[patent_app_country] => US
[patent_app_date] => 2022-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 42792
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18054746
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/054746 | Semiconductor memory device | Nov 10, 2022 | Issued |
Array
(
[id] => 19687692
[patent_doc_number] => 20250006237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => MAGNETORESISTIVE EFFECT MEMORY, MEMORY ARRAY, AND MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/709017
[patent_app_country] => US
[patent_app_date] => 2022-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18709017
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/709017 | MAGNETORESISTIVE EFFECT MEMORY, MEMORY ARRAY, AND MEMORY SYSTEM | Oct 30, 2022 | Pending |
Array
(
[id] => 18789059
[patent_doc_number] => 20230377672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => ONE-TIME PROGRAMMABLE MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/048462
[patent_app_country] => US
[patent_app_date] => 2022-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18048462
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/048462 | One-time programmable memory device and semiconductor memory device including the same | Oct 20, 2022 | Issued |