Thong Quoc Le

Array ( [id] => 18823072 [patent_doc_number] => 20230397413 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-12-07 [patent_title] => PERIPHERAL CIRCUITS FOR LOW VOLTAGE PROGRAMMABLE NON-VOLATILE MEMORY [patent_app_type] => utility [patent_app_number] => 17/876834 [patent_app_country] => US [patent_app_date] => 2022-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14187 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17876834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18178165 [patent_doc_number] => 20230038894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-02-09 [patent_title] => SELECTIVE ACCESS FOR GROUPED MEMORY DIES [patent_app_type] => utility [patent_app_number] => 17/875960 [patent_app_country] => US [patent_app_date] => 2022-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19567 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -36 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17875960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18945801 [patent_doc_number] => 20240040940 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-02-01 [patent_title] => RRAM WITH HIGH WORK FUNCTION CAP [patent_app_type] => utility [patent_app_number] => 17/815582 [patent_app_country] => US [patent_app_date] => 2022-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5505 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18226629 [patent_doc_number] => 20230065623 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-03-02 [patent_title] => PROCESSING SYSTEM ERROR MANAGEMENT, RELATED INTEGRATED CIRCUIT, APPARATUS AND METHOD [patent_app_type] => utility [patent_app_number] => 17/815807 [patent_app_country] => US [patent_app_date] => 2022-07-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11269 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 12 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17815807 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18162109 [patent_doc_number] => 20230028701 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-01-26 [patent_title] => RESISTIVE RANDOM ACCESS MEMORY AND METHOD FOR OPERATING SAME [patent_app_type] => utility [patent_app_number] => 17/873594 [patent_app_country] => US [patent_app_date] => 2022-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7705 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19427945 [patent_doc_number] => 12087373 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-09-10 [patent_title] => Non-volatile memory with optimized erase verify sequence [patent_app_type] => utility [patent_app_number] => 17/873617 [patent_app_country] => US [patent_app_date] => 2022-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 23 [patent_no_of_words] => 20060 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17873617 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17985738 [patent_doc_number] => 20220351775 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-11-03 [patent_title] => Memory Cells, Memory Cell Programming Methods, Memory Cell Reading Methods, Memory Cell Operating Methods, and Memory Devices [patent_app_type] => utility [patent_app_number] => 17/867359 [patent_app_country] => US [patent_app_date] => 2022-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5358 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17867359 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17985753 [patent_doc_number] => 20220351790 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-11-03 [patent_title] => METHODS AND APPARATUS FOR A NOVEL MEMORY ARRAY [patent_app_type] => utility [patent_app_number] => 17/813010 [patent_app_country] => US [patent_app_date] => 2022-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15138 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17813010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19212623 [patent_doc_number] => 12001686 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-06-04 [patent_title] => Apparatus with post-manufacturing data update mechanism and methods for operating the same [patent_app_type] => utility [patent_app_number] => 17/865203 [patent_app_country] => US [patent_app_date] => 2022-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 5354 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17865203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18112651 [patent_doc_number] => 20230005531 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-01-05 [patent_title] => DATA STORAGE BASED ON DATA POLARITY [patent_app_type] => utility [patent_app_number] => 17/863307 [patent_app_country] => US [patent_app_date] => 2022-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 19279 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17863307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18162060 [patent_doc_number] => 20230028652 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-01-26 [patent_title] => MAGNETIC LAMINATED FILM, MAGNETIC MEMORY ELEMENT, MAGNETIC MEMORY, AND ARTIFICIAL INTELLIGENCE SYSTEM [patent_app_type] => utility [patent_app_number] => 17/860546 [patent_app_country] => US [patent_app_date] => 2022-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17693 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17860546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19108471 [patent_doc_number] => 11961584 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-04-16 [patent_title] => Readout integrated circuit and operation method thereof [patent_app_type] => utility [patent_app_number] => 17/859010 [patent_app_country] => US [patent_app_date] => 2022-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4641 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17859010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19376447 [patent_doc_number] => 12068025 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-08-20 [patent_title] => Power-up header circuitry for multi-bank memory [patent_app_type] => utility [patent_app_number] => 17/856928 [patent_app_country] => US [patent_app_date] => 2022-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6681 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18882593 [patent_doc_number] => 20240005962 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-01-04 [patent_title] => DETECTING LASER-INJECTED FAULTS [patent_app_type] => utility [patent_app_number] => 17/856897 [patent_app_country] => US [patent_app_date] => 2022-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 13261 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19123390 [patent_doc_number] => 11967384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-04-23 [patent_title] => Algorithm qualifier commands [patent_app_type] => utility [patent_app_number] => 17/856788 [patent_app_country] => US [patent_app_date] => 2022-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6138 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17856788 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17949007 [patent_doc_number] => 20220336026 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-10-20 [patent_title] => MEMORY DEVICE CAPABLE OF REDUCING PROGRAM DISTURBANCE AND ERASING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 17/855597 [patent_app_country] => US [patent_app_date] => 2022-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 10431 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17855597 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18112657 [patent_doc_number] => 20230005537 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-01-05 [patent_title] => METHOD OF OPERATING SELECTOR DEVICE, METHOD OF OPERATING NONVOLATILE MEMORY APPARATUS APPLYING THE SAME, ELECTRONIC CIRCUIT DEVICE INCLUDING SELECTOR DEVICE, AND NONVOLATILE MEMORY APPARATUS [patent_app_type] => utility [patent_app_number] => 17/855424 [patent_app_country] => US [patent_app_date] => 2022-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11566 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -22 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17855424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18123341 [patent_doc_number] => 20230008951 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-01-12 [patent_title] => APPARATUS AND METHOD FOR TERAHERTZ-BASED READING OF DATA RECORDED INTO RUDERMAN-KITTEL-KASUYA-YOSIDA (RKKY)-BASED MAGNETIC MEMORY WITHOUT DISSIPATION OF ENERGY IN THE MEDIUM [patent_app_type] => utility [patent_app_number] => 17/853059 [patent_app_country] => US [patent_app_date] => 2022-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2528 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853059 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 18080763 [patent_doc_number] => 20220406375 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-12-22 [patent_title] => ACCESS TO A MEMORY [patent_app_type] => utility [patent_app_number] => 17/844785 [patent_app_country] => US [patent_app_date] => 2022-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8059 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19444226 [patent_doc_number] => 12094511 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2024-09-17 [patent_title] => Write disturb mitigation for column multiplexed non-linear polar material based multi-capacitor bit-cell [patent_app_type] => utility [patent_app_number] => 17/805665 [patent_app_country] => US [patent_app_date] => 2022-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 32 [patent_no_of_words] => 27172 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17805665 [rel_patent_id] =>[rel_patent_doc_number] =>)