![](/images/general/no_picture/200_user.png)
Thorl Chea
Examiner (ID: 3582, Phone: (571)272-1328 , Office: P/1721 )
Most Active Art Unit | 1752 |
Art Unit(s) | 1113, 1737, 1752, 1795, 2899, 1721, 1506 |
Total Applications | 2367 |
Issued Applications | 1768 |
Pending Applications | 12 |
Abandoned Applications | 587 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17019024
[patent_doc_number] => 11088677
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-10
[patent_title] => Signal receiving device
[patent_app_type] => utility
[patent_app_number] => 17/105662
[patent_app_country] => US
[patent_app_date] => 2020-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3468
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17105662
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/105662 | Signal receiving device | Nov 26, 2020 | Issued |
Array
(
[id] => 17631402
[patent_doc_number] => 20220166417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => GLITCH FILTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/101511
[patent_app_country] => US
[patent_app_date] => 2020-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5064
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17101511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/101511 | Glitch filter system | Nov 22, 2020 | Issued |
Array
(
[id] => 17501356
[patent_doc_number] => 11290073
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-29
[patent_title] => Self-biased differential transmitter
[patent_app_type] => utility
[patent_app_number] => 17/100140
[patent_app_country] => US
[patent_app_date] => 2020-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5447
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17100140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/100140 | Self-biased differential transmitter | Nov 19, 2020 | Issued |
Array
(
[id] => 17501385
[patent_doc_number] => 11290103
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-03-29
[patent_title] => Charge transfer between gate terminals of subthreshold current reduction circuit transistors and related apparatuses and methods
[patent_app_type] => utility
[patent_app_number] => 16/953457
[patent_app_country] => US
[patent_app_date] => 2020-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9712
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16953457
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/953457 | Charge transfer between gate terminals of subthreshold current reduction circuit transistors and related apparatuses and methods | Nov 19, 2020 | Issued |
Array
(
[id] => 16828511
[patent_doc_number] => 20210143804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-13
[patent_title] => SOFTWARE-DEFINED PULSE ORCHESTRATION PLATFORM
[patent_app_type] => utility
[patent_app_number] => 17/095944
[patent_app_country] => US
[patent_app_date] => 2020-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 25747
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17095944
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/095944 | Software-defined pulse orchestration platform | Nov 11, 2020 | Issued |
Array
(
[id] => 18593897
[patent_doc_number] => 11742811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Operational amplifier offset trim
[patent_app_type] => utility
[patent_app_number] => 17/094847
[patent_app_country] => US
[patent_app_date] => 2020-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3448
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17094847
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/094847 | Operational amplifier offset trim | Nov 10, 2020 | Issued |
Array
(
[id] => 18006942
[patent_doc_number] => 20220365708
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-17
[patent_title] => MEMORY AND APPARATUS COMPRISING SAME
[patent_app_type] => utility
[patent_app_number] => 17/622365
[patent_app_country] => US
[patent_app_date] => 2020-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17622365
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/622365 | MEMORY AND APPARATUS COMPRISING SAME | Nov 4, 2020 | Pending |
Array
(
[id] => 17270990
[patent_doc_number] => 11196426
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-07
[patent_title] => Time-to-digital converter stop time control
[patent_app_type] => utility
[patent_app_number] => 17/087978
[patent_app_country] => US
[patent_app_date] => 2020-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4321
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17087978
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/087978 | Time-to-digital converter stop time control | Nov 2, 2020 | Issued |
Array
(
[id] => 17583941
[patent_doc_number] => 20220140796
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => VOLTAGE AMPLIFIER BASED ON CASCADED CHARGE PUMP BOOSTING
[patent_app_type] => utility
[patent_app_number] => 17/085781
[patent_app_country] => US
[patent_app_date] => 2020-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12668
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17085781
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/085781 | Voltage amplifier based on cascaded charge pump boosting | Oct 29, 2020 | Issued |
Array
(
[id] => 17583966
[patent_doc_number] => 20220140821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => WIDEBAND BUFFER WITH DC LEVEL SHIFT AND BANDWIDTH EXTENSION FOR WIRED DATA COMMUNICATION
[patent_app_type] => utility
[patent_app_number] => 17/084494
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17084494
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/084494 | Wideband buffer with DC level shift and bandwidth extension for wired data communication | Oct 28, 2020 | Issued |
Array
(
[id] => 17803872
[patent_doc_number] => 11418189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => High voltage output circuit with low voltage devices using data dependent dynamic biasing
[patent_app_type] => utility
[patent_app_number] => 17/081540
[patent_app_country] => US
[patent_app_date] => 2020-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 6994
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 262
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17081540
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/081540 | High voltage output circuit with low voltage devices using data dependent dynamic biasing | Oct 26, 2020 | Issued |
Array
(
[id] => 17494125
[patent_doc_number] => 11283448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-22
[patent_title] => Slew-rate compensated transistor turnoff system
[patent_app_type] => utility
[patent_app_number] => 17/078329
[patent_app_country] => US
[patent_app_date] => 2020-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 6503
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17078329
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/078329 | Slew-rate compensated transistor turnoff system | Oct 22, 2020 | Issued |
Array
(
[id] => 16796810
[patent_doc_number] => 20210126627
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => PWM SIGNAL GENERATOR CIRCUIT AND RELATED INTEGRATED CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/077833
[patent_app_country] => US
[patent_app_date] => 2020-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17077833
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/077833 | PWM signal generator circuit and related integrated circuit | Oct 21, 2020 | Issued |
Array
(
[id] => 17048595
[patent_doc_number] => 11101790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Comparator circuitry
[patent_app_type] => utility
[patent_app_number] => 17/075723
[patent_app_country] => US
[patent_app_date] => 2020-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3891
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17075723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/075723 | Comparator circuitry | Oct 20, 2020 | Issued |
Array
(
[id] => 18622009
[patent_doc_number] => 11755047
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Apparatus and methods for compensating supply sensitive circuits for supply voltage variation
[patent_app_type] => utility
[patent_app_number] => 16/949234
[patent_app_country] => US
[patent_app_date] => 2020-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6580
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16949234
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/949234 | Apparatus and methods for compensating supply sensitive circuits for supply voltage variation | Oct 20, 2020 | Issued |
Array
(
[id] => 17270992
[patent_doc_number] => 11196428
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-12-07
[patent_title] => Method and apparatus for implementing a quadrature VCO based on standard cells
[patent_app_type] => utility
[patent_app_number] => 17/076200
[patent_app_country] => US
[patent_app_date] => 2020-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 4162
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17076200
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/076200 | Method and apparatus for implementing a quadrature VCO based on standard cells | Oct 20, 2020 | Issued |
Array
(
[id] => 17826373
[patent_doc_number] => 11431332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Gate drive circuit
[patent_app_type] => utility
[patent_app_number] => 17/072724
[patent_app_country] => US
[patent_app_date] => 2020-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 14180
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17072724
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/072724 | Gate drive circuit | Oct 15, 2020 | Issued |
Array
(
[id] => 17366484
[patent_doc_number] => 11233520
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Digital frequency synthesizer with robust injection locked divider
[patent_app_type] => utility
[patent_app_number] => 17/073181
[patent_app_country] => US
[patent_app_date] => 2020-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 11560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073181
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073181 | Digital frequency synthesizer with robust injection locked divider | Oct 15, 2020 | Issued |
Array
(
[id] => 16988445
[patent_doc_number] => 11075631
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-27
[patent_title] => Semiconductor relay module and semiconductor relay circuit
[patent_app_type] => utility
[patent_app_number] => 17/067765
[patent_app_country] => US
[patent_app_date] => 2020-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7820
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 520
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17067765
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/067765 | Semiconductor relay module and semiconductor relay circuit | Oct 11, 2020 | Issued |
Array
(
[id] => 17166803
[patent_doc_number] => 11152917
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-19
[patent_title] => Multi-level buffers for biasing of radio frequency switches
[patent_app_type] => utility
[patent_app_number] => 16/949056
[patent_app_country] => US
[patent_app_date] => 2020-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 7571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16949056
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/949056 | Multi-level buffers for biasing of radio frequency switches | Oct 11, 2020 | Issued |