Thorl Chea
Examiner (ID: 3582, Phone: (571)272-1328 , Office: P/1721 )
Most Active Art Unit | 1752 |
Art Unit(s) | 1113, 1737, 1752, 1795, 2899, 1721, 1506 |
Total Applications | 2367 |
Issued Applications | 1768 |
Pending Applications | 12 |
Abandoned Applications | 587 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18268550
[patent_doc_number] => 20230089792
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 17/508176
[patent_app_country] => US
[patent_app_date] => 2021-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18845
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17508176
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/508176 | Integrated circuit and method of manufacturing same | Oct 21, 2021 | Issued |
Array
(
[id] => 17374568
[patent_doc_number] => 20220029620
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => DRIVE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/497307
[patent_app_country] => US
[patent_app_date] => 2021-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12088
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17497307
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/497307 | Drive circuit | Oct 7, 2021 | Issued |
Array
(
[id] => 18220084
[patent_doc_number] => 11595041
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-02-28
[patent_title] => Apparatus and method for providing power isolation between a power input and a protected switch
[patent_app_type] => utility
[patent_app_number] => 17/487550
[patent_app_country] => US
[patent_app_date] => 2021-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 13461
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17487550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/487550 | Apparatus and method for providing power isolation between a power input and a protected switch | Sep 27, 2021 | Issued |
Array
(
[id] => 18640101
[patent_doc_number] => 11764733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => C-PHY receiver with self-regulated common mode servo loop
[patent_app_type] => utility
[patent_app_number] => 17/483142
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 15206
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483142 | C-PHY receiver with self-regulated common mode servo loop | Sep 22, 2021 | Issued |
Array
(
[id] => 19184291
[patent_doc_number] => 11990900
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-21
[patent_title] => ZQ resistor calibration circuit in memory device and calibration method thereof
[patent_app_type] => utility
[patent_app_number] => 17/483473
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6920
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17483473
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/483473 | ZQ resistor calibration circuit in memory device and calibration method thereof | Sep 22, 2021 | Issued |
Array
(
[id] => 17531965
[patent_doc_number] => 20220110574
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => Apparatus and Methods for Removing a Large-Signal Voltage Offset from a Biomedical Signal
[patent_app_type] => utility
[patent_app_number] => 17/477213
[patent_app_country] => US
[patent_app_date] => 2021-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31611
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17477213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/477213 | Apparatus and methods for removing a large-signal voltage offset from a biomedical signal | Sep 15, 2021 | Issued |
Array
(
[id] => 17319994
[patent_doc_number] => 20210409044
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-30
[patent_title] => Radio Frequency Switching Circuit With Hot-Switching Immunity
[patent_app_type] => utility
[patent_app_number] => 17/472064
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17472064
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/472064 | Radio frequency switching circuit with hot-switching immunity | Sep 9, 2021 | Issued |
Array
(
[id] => 18048571
[patent_doc_number] => 11522531
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-12-06
[patent_title] => Configuration of aggressor integrated circuit to prevent spur interference at victim integrated circuit
[patent_app_type] => utility
[patent_app_number] => 17/469294
[patent_app_country] => US
[patent_app_date] => 2021-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 8135
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17469294
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/469294 | Configuration of aggressor integrated circuit to prevent spur interference at victim integrated circuit | Sep 7, 2021 | Issued |
Array
(
[id] => 18103961
[patent_doc_number] => 11543846
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Gate driver circuit for reducing deadtime inefficiencies
[patent_app_type] => utility
[patent_app_number] => 17/469444
[patent_app_country] => US
[patent_app_date] => 2021-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7155
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17469444
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/469444 | Gate driver circuit for reducing deadtime inefficiencies | Sep 7, 2021 | Issued |
Array
(
[id] => 17884547
[patent_doc_number] => 20220300024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => VOLTAGE GENERATION CIRCUIT AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/467746
[patent_app_country] => US
[patent_app_date] => 2021-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7363
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17467746
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/467746 | Voltage generation circuit and semiconductor device | Sep 6, 2021 | Issued |
Array
(
[id] => 18332290
[patent_doc_number] => 11637551
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-25
[patent_title] => Comparator with configurable operating modes
[patent_app_type] => utility
[patent_app_number] => 17/461634
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8826
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17461634
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/461634 | Comparator with configurable operating modes | Aug 29, 2021 | Issued |
Array
(
[id] => 18277543
[patent_doc_number] => 11616497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => Software-defined pulse orchestration platform
[patent_app_type] => utility
[patent_app_number] => 17/459394
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 25930
[patent_no_of_claims] => 88
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459394
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459394 | Software-defined pulse orchestration platform | Aug 26, 2021 | Issued |
Array
(
[id] => 18222703
[patent_doc_number] => 20230061697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => METHOD FOR REDUCING OSCILLATION DURING TURN ON OF A POWER TRANSISTOR BY REGULATING THE GATE SWITCHING SPEED CONTROL OF ITS COMPLEMENTARY POWER TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/458942
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17458942
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/458942 | Method for reducing oscillation during turn on of a power transistor by regulating the gate switching speed control of its complementary power transistor | Aug 26, 2021 | Issued |
Array
(
[id] => 18343043
[patent_doc_number] => 11640524
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-05-02
[patent_title] => General purpose neural processor
[patent_app_type] => utility
[patent_app_number] => 17/459079
[patent_app_country] => US
[patent_app_date] => 2021-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5661
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17459079
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/459079 | General purpose neural processor | Aug 26, 2021 | Issued |
Array
(
[id] => 18387831
[patent_doc_number] => 11658628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Semiconductor integrated circuit, receiving device, and DC offset cancellation method
[patent_app_type] => utility
[patent_app_number] => 17/412142
[patent_app_country] => US
[patent_app_date] => 2021-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9164
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17412142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/412142 | Semiconductor integrated circuit, receiving device, and DC offset cancellation method | Aug 24, 2021 | Issued |
Array
(
[id] => 18016992
[patent_doc_number] => 11509305
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-22
[patent_title] => Switchable diode devices having transistors in series
[patent_app_type] => utility
[patent_app_number] => 17/411838
[patent_app_country] => US
[patent_app_date] => 2021-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 5127
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17411838
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/411838 | Switchable diode devices having transistors in series | Aug 24, 2021 | Issued |
Array
(
[id] => 17773072
[patent_doc_number] => 11405030
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-08-02
[patent_title] => Cascode bias for comparator
[patent_app_type] => utility
[patent_app_number] => 17/406583
[patent_app_country] => US
[patent_app_date] => 2021-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4465
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 417
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17406583
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/406583 | Cascode bias for comparator | Aug 18, 2021 | Issued |
Array
(
[id] => 17446269
[patent_doc_number] => 20220066774
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => Device and Method for a Frequency Modulated Signal
[patent_app_type] => utility
[patent_app_number] => 17/404835
[patent_app_country] => US
[patent_app_date] => 2021-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17404835
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/404835 | Device and method for a frequency modulated signal | Aug 16, 2021 | Issued |
Array
(
[id] => 17464525
[patent_doc_number] => 20220077831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => OPERATIONAL AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 17/400789
[patent_app_country] => US
[patent_app_date] => 2021-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5436
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17400789
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/400789 | Operational amplifier | Aug 11, 2021 | Issued |
Array
(
[id] => 17247825
[patent_doc_number] => 20210367570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => OPERATIONAL AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 17/399268
[patent_app_country] => US
[patent_app_date] => 2021-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8951
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17399268
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/399268 | Operational amplifier | Aug 10, 2021 | Issued |