
Thuan V. Do
Examiner (ID: 5510, Phone: (571)272-1891 , Office: P/2851 )
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2825, 2768, 2851, 2763 |
| Total Applications | 1369 |
| Issued Applications | 1268 |
| Pending Applications | 16 |
| Abandoned Applications | 89 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17515265
[patent_doc_number] => 11294413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Apparatus and method for generating reference DC voltage from bandgap-based voltage on data signal transmission line
[patent_app_type] => utility
[patent_app_number] => 16/835494
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6705
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16835494
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/835494 | Apparatus and method for generating reference DC voltage from bandgap-based voltage on data signal transmission line | Mar 30, 2020 | Issued |
Array
(
[id] => 16348618
[patent_doc_number] => 20200313269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => MULTI-CHANNEL POWER COMBINER WITH PHASE ADJUSTMENT
[patent_app_type] => utility
[patent_app_number] => 16/835303
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16835303
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/835303 | Multi-channel power combiner with phase adjustment | Mar 30, 2020 | Issued |
Array
(
[id] => 17424892
[patent_doc_number] => 11258360
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Switched-capacitor power converting apparatus and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/835374
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4228
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16835374
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/835374 | Switched-capacitor power converting apparatus and operating method thereof | Mar 30, 2020 | Issued |
Array
(
[id] => 18608600
[patent_doc_number] => 11750085
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Electric device
[patent_app_type] => utility
[patent_app_number] => 17/606439
[patent_app_country] => US
[patent_app_date] => 2020-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 5536
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17606439
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/606439 | Electric device | Mar 26, 2020 | Issued |
Array
(
[id] => 18857164
[patent_doc_number] => 11854755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Direct current electric circuit interrupting switch assembly
[patent_app_type] => utility
[patent_app_number] => 17/606382
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7229
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 575
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17606382
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/606382 | Direct current electric circuit interrupting switch assembly | Mar 25, 2020 | Issued |
Array
(
[id] => 16181141
[patent_doc_number] => 20200228110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => DRIVE CIRCUIT, DRIVE METHOD, AND SEMICONDUCTOR SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/830283
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9121
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16830283
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/830283 | Drive circuit, drive method, and semiconductor system | Mar 25, 2020 | Issued |
Array
(
[id] => 17116475
[patent_doc_number] => 20210297072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-23
[patent_title] => DETECTION AND PROTECTION OF SHORT BETWEEN POWER SUPPLIES IN A Y-BRIDGE DRIVER
[patent_app_type] => utility
[patent_app_number] => 16/820897
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3278
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820897
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820897 | Detection and protection of short between power supplies in a Y-bridge driver | Mar 16, 2020 | Issued |
Array
(
[id] => 17657768
[patent_doc_number] => 20220178233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SIGNAL GENERATORS FOR ELECTROMAGNETIC HEATING AND SYSTEMS AND METHODS OF PROVIDING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/441776
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10769
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17441776
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/441776 | Signal generators for electromagnetic heating and systems and methods of providing thereof | Mar 15, 2020 | Issued |
Array
(
[id] => 16194877
[patent_doc_number] => 20200235726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => MEASUREMENT, CALIBRATION AND TUNING OF MEMORY BUS DUTY CYCLE
[patent_app_type] => utility
[patent_app_number] => 16/820552
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6941
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820552
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820552 | Measurement, calibration and tuning of memory bus duty cycle | Mar 15, 2020 | Issued |
Array
(
[id] => 17038018
[patent_doc_number] => 20210254977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => HIGH-BANDWIDTH PHASE LOCK LOOP CIRCUIT WITH SIDEBAND REJECTION
[patent_app_type] => utility
[patent_app_number] => 16/795365
[patent_app_country] => US
[patent_app_date] => 2020-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6672
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16795365
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/795365 | High-bandwidth phase lock loop circuit with sideband rejection | Feb 18, 2020 | Issued |
Array
(
[id] => 16835797
[patent_doc_number] => 11012060
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Offset cancellation of duty cycle detector
[patent_app_type] => utility
[patent_app_number] => 16/784002
[patent_app_country] => US
[patent_app_date] => 2020-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9406
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16784002
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/784002 | Offset cancellation of duty cycle detector | Feb 5, 2020 | Issued |
Array
(
[id] => 16333052
[patent_doc_number] => 20200304018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SWITCHING REGULATOR HAVING LOW START-UP VOLTAGE AND SWITCH CONTROL CIRCUIT THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/779764
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8392
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 490
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779764
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779764 | Switching regulator having low start-up voltage and switch control circuit thereof | Feb 2, 2020 | Issued |
Array
(
[id] => 16716430
[patent_doc_number] => 20210083577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/745457
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5175
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16745457
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/745457 | Semiconductor device | Jan 16, 2020 | Issued |
Array
(
[id] => 17517534
[patent_doc_number] => 11296703
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Multiplexing latch circuit and method
[patent_app_type] => utility
[patent_app_number] => 16/745102
[patent_app_country] => US
[patent_app_date] => 2020-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 8282
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16745102
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/745102 | Multiplexing latch circuit and method | Jan 15, 2020 | Issued |
Array
(
[id] => 16181135
[patent_doc_number] => 20200228104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => TRUE RANDOM NUMBER GENERATOR BASED ON VOLTAGE-CONTROLLED OSCILLATOR
[patent_app_type] => utility
[patent_app_number] => 16/744228
[patent_app_country] => US
[patent_app_date] => 2020-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16744228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/744228 | True random number generator based on voltage-controlled oscillator | Jan 15, 2020 | Issued |
Array
(
[id] => 16418581
[patent_doc_number] => 10826491
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-03
[patent_title] => Control circuit for load switch
[patent_app_type] => utility
[patent_app_number] => 16/739119
[patent_app_country] => US
[patent_app_date] => 2020-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3373
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16739119
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/739119 | Control circuit for load switch | Jan 9, 2020 | Issued |
Array
(
[id] => 17166742
[patent_doc_number] => 11152856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Device for limiting a power loss during the sampling of a digital signal
[patent_app_type] => utility
[patent_app_number] => 16/738734
[patent_app_country] => US
[patent_app_date] => 2020-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1791
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16738734
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/738734 | Device for limiting a power loss during the sampling of a digital signal | Jan 8, 2020 | Issued |
Array
(
[id] => 16464984
[patent_doc_number] => 10848352
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-11-24
[patent_title] => Time based feed forward equalization (TFFE) for high-speed DDR transmitter
[patent_app_type] => utility
[patent_app_number] => 16/726759
[patent_app_country] => US
[patent_app_date] => 2019-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5593
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16726759
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/726759 | Time based feed forward equalization (TFFE) for high-speed DDR transmitter | Dec 23, 2019 | Issued |
Array
(
[id] => 16684892
[patent_doc_number] => 10944388
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-09
[patent_title] => Asynchronous clock gating cells and related methods to provide a gated clock output
[patent_app_type] => utility
[patent_app_number] => 16/710365
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 11574
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710365
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710365 | Asynchronous clock gating cells and related methods to provide a gated clock output | Dec 10, 2019 | Issued |
Array
(
[id] => 16684899
[patent_doc_number] => 10944395
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Driving apparatus and switching apparatus
[patent_app_type] => utility
[patent_app_number] => 16/705223
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5838
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16705223
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/705223 | Driving apparatus and switching apparatus | Dec 5, 2019 | Issued |