Tien Quang Dinh

Array ( [id] => 3551525 [patent_doc_number] => 05545904 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-08-13 [patent_title] => 'Personalizable gate array devices' [patent_app_type] => 1 [patent_app_number] => 8/081553 [patent_app_country] => US [patent_app_date] => 1993-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 4668 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/545/05545904.pdf [firstpage_image] =>[orig_patent_app_number] => 081553 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3006955 [patent_doc_number] => 05371411 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-06 [patent_title] => 'Resin molded type semiconductor device having a conductor film' [patent_app_type] => 1 [patent_app_number] => 8/072405 [patent_app_country] => US [patent_app_date] => 1993-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 3648 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/371/05371411.pdf [firstpage_image] =>[orig_patent_app_number] => 072405 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3068635 [patent_doc_number] => 05311053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-10 [patent_title] => 'Interconnection network' [patent_app_type] => 1 [patent_app_number] => 8/066601 [patent_app_country] => US [patent_app_date] => 1993-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3766 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/311/05311053.pdf [firstpage_image] =>[orig_patent_app_number] => 066601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3034101 [patent_doc_number] => 05343053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-30 [patent_title] => 'SCR electrostatic discharge protection for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/065150 [patent_app_country] => US [patent_app_date] => 1993-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 6187 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/343/05343053.pdf [firstpage_image] =>[orig_patent_app_number] => 065150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061843 [patent_doc_number] => 05338965 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'High voltage structures with oxide isolated source and RESURF drift region in bulk silicon' [patent_app_type] => 1 [patent_app_number] => 8/053028 [patent_app_country] => US [patent_app_date] => 1993-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1867 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/338/05338965.pdf [firstpage_image] =>[orig_patent_app_number] => 053028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3075506 [patent_doc_number] => 05360989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'MIS type capacitor having reduced change in capacitance when biased in forward and reverse directions' [patent_app_type] => 1 [patent_app_number] => 8/060066 [patent_app_country] => US [patent_app_date] => 1993-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 3118 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/360/05360989.pdf [firstpage_image] =>[orig_patent_app_number] => 060066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3476240 [patent_doc_number] => 05477077 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-19 [patent_title] => 'Semiconductor device and a method for the manufacture thereof' [patent_app_type] => 1 [patent_app_number] => 8/045078 [patent_app_country] => US [patent_app_date] => 1993-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 6403 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/477/05477077.pdf [firstpage_image] =>[orig_patent_app_number] => 045078 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3125992 [patent_doc_number] => 05384481 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-24 [patent_title] => 'Antifuse circuit structure for use in a field programmable gate array and method of manufacture thereof' [patent_app_type] => 1 [patent_app_number] => 8/041924 [patent_app_country] => US [patent_app_date] => 1993-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2904 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/384/05384481.pdf [firstpage_image] =>[orig_patent_app_number] => 041924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3061824 [patent_doc_number] => 05338964 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-16 [patent_title] => 'Integrated circuit comprising a protection diode array' [patent_app_type] => 1 [patent_app_number] => 8/037082 [patent_app_country] => US [patent_app_date] => 1993-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1837 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/338/05338964.pdf [firstpage_image] =>[orig_patent_app_number] => 037082 [rel_patent_id] =>[rel_patent_doc_number] =>)