| Application number | Title of the application | Filing Date | Status |
|---|
| 07/647488 | INTEGRATED CIRCUIT HAVING POWER TRUNK LINE AND METHOD FOR LAYOUT OF POWER TRUNK LINE | Jan 28, 1991 | Abandoned |
Array
(
[id] => 2828472
[patent_doc_number] => 05173761
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-22
[patent_title] => 'Semiconducting polycrystalline diamond electronic devices employing an insulating diamond layer'
[patent_app_type] => 1
[patent_app_number] => 7/646848
[patent_app_country] => US
[patent_app_date] => 1991-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 3446
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/173/05173761.pdf
[firstpage_image] =>[orig_patent_app_number] => 646848
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/646848 | Semiconducting polycrystalline diamond electronic devices employing an insulating diamond layer | Jan 27, 1991 | Issued |
| 07/646906 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Jan 27, 1991 | Abandoned |
| 07/649125 | INVERTED EPITAXIAL PROCESS SEMICONDUCTOR DEVICES | Jan 27, 1991 | Abandoned |
Array
(
[id] => 2901792
[patent_doc_number] => 05177584
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-05
[patent_title] => 'Semiconductor integrated circuit device having bipolar memory, and method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 7/647220
[patent_app_country] => US
[patent_app_date] => 1991-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 27
[patent_no_of_words] => 14026
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/177/05177584.pdf
[firstpage_image] =>[orig_patent_app_number] => 647220
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/647220 | Semiconductor integrated circuit device having bipolar memory, and method of manufacturing the same | Jan 27, 1991 | Issued |
Array
(
[id] => 2902962
[patent_doc_number] => 05184204
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-02-02
[patent_title] => 'Semiconductor device with high surge endurance'
[patent_app_type] => 1
[patent_app_number] => 7/645872
[patent_app_country] => US
[patent_app_date] => 1991-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2773
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/184/05184204.pdf
[firstpage_image] =>[orig_patent_app_number] => 645872
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/645872 | Semiconductor device with high surge endurance | Jan 23, 1991 | Issued |
Array
(
[id] => 2883610
[patent_doc_number] => 05163180
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-10
[patent_title] => 'Low voltage programming antifuse and transistor breakdown method for making same'
[patent_app_type] => 1
[patent_app_number] => 7/643384
[patent_app_country] => US
[patent_app_date] => 1991-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 4766
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/163/05163180.pdf
[firstpage_image] =>[orig_patent_app_number] => 643384
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/643384 | Low voltage programming antifuse and transistor breakdown method for making same | Jan 17, 1991 | Issued |
| 90/002254 | HIGH POWER MOSFET WITH LOW ON-RESISTANCE AND HIGH BREAKDOWN | Jan 16, 1991 | Issued |
| 07/642617 | ANTIFUSE CIRCUIT STRUCTURE FOR USE IN A FIELD PROGRAMMABLE GATE ARRAY AND METHOD OF MANUFACTURE THEREOF | Jan 16, 1991 | Abandoned |
| 07/642096 | STATIC DISCHARGE CIRCUIT HAVING LOW BREAKDOWN VOLTAGE BIPOLAR CLAMP | Jan 15, 1991 | Abandoned |
Array
(
[id] => 2741126
[patent_doc_number] => 05051807
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-24
[patent_title] => 'Integrated semiconductor structure with incorporated alignment markings'
[patent_app_type] => 1
[patent_app_number] => 7/642121
[patent_app_country] => US
[patent_app_date] => 1991-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3044
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/051/05051807.pdf
[firstpage_image] =>[orig_patent_app_number] => 642121
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/642121 | Integrated semiconductor structure with incorporated alignment markings | Jan 13, 1991 | Issued |
| 07/639780 | STANDARD CELL LAYOUT ARRANGEMENT FOR AN LSI CIRCUIT | Jan 13, 1991 | Abandoned |
Array
(
[id] => 2901775
[patent_doc_number] => 05177583
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-01-05
[patent_title] => 'Heterojunction bipolar transistor'
[patent_app_type] => 1
[patent_app_number] => 7/639264
[patent_app_country] => US
[patent_app_date] => 1991-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10112
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/177/05177583.pdf
[firstpage_image] =>[orig_patent_app_number] => 639264
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/639264 | Heterojunction bipolar transistor | Jan 9, 1991 | Issued |
Array
(
[id] => 2942284
[patent_doc_number] => 05260597
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-09
[patent_title] => 'Routing structure for a customizable integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/622833
[patent_app_country] => US
[patent_app_date] => 1991-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3539
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/260/05260597.pdf
[firstpage_image] =>[orig_patent_app_number] => 622833
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/622833 | Routing structure for a customizable integrated circuit | Jan 6, 1991 | Issued |
| 07/637288 | GATE ARRAY SYSTEM SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Jan 2, 1991 | Abandoned |
Array
(
[id] => 2810238
[patent_doc_number] => 05124777
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-23
[patent_title] => 'Dielectric medium for capacitor of semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/637314
[patent_app_country] => US
[patent_app_date] => 1991-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1721
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/124/05124777.pdf
[firstpage_image] =>[orig_patent_app_number] => 637314
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/637314 | Dielectric medium for capacitor of semiconductor device | Jan 2, 1991 | Issued |
Array
(
[id] => 2883579
[patent_doc_number] => 05163178
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-10
[patent_title] => 'Semiconductor device having enhanced impurity concentration profile'
[patent_app_type] => 1
[patent_app_number] => 7/634454
[patent_app_country] => US
[patent_app_date] => 1990-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 49
[patent_no_of_words] => 11604
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/163/05163178.pdf
[firstpage_image] =>[orig_patent_app_number] => 634454
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/634454 | Semiconductor device having enhanced impurity concentration profile | Dec 26, 1990 | Issued |
Array
(
[id] => 2794492
[patent_doc_number] => 05155573
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-10-13
[patent_title] => 'Ferroelectric capacitor and a semiconductor device having the same'
[patent_app_type] => 1
[patent_app_number] => 7/633324
[patent_app_country] => US
[patent_app_date] => 1990-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 61
[patent_no_of_words] => 13813
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/155/05155573.pdf
[firstpage_image] =>[orig_patent_app_number] => 633324
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/633324 | Ferroelectric capacitor and a semiconductor device having the same | Dec 23, 1990 | Issued |
Array
(
[id] => 2782629
[patent_doc_number] => 05132768
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-21
[patent_title] => 'Semiconductor component with turn-off facility'
[patent_app_type] => 1
[patent_app_number] => 7/631252
[patent_app_country] => US
[patent_app_date] => 1990-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2613
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/132/05132768.pdf
[firstpage_image] =>[orig_patent_app_number] => 631252
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/631252 | Semiconductor component with turn-off facility | Dec 19, 1990 | Issued |
Array
(
[id] => 2795499
[patent_doc_number] => 05101250
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-03-31
[patent_title] => 'Electrically programmable non-volatile memory device and manufacturing method thereof'
[patent_app_type] => 1
[patent_app_number] => 7/630439
[patent_app_country] => US
[patent_app_date] => 1990-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 34
[patent_no_of_words] => 6645
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/101/05101250.pdf
[firstpage_image] =>[orig_patent_app_number] => 630439
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/630439 | Electrically programmable non-volatile memory device and manufacturing method thereof | Dec 19, 1990 | Issued |