| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2695270
[patent_doc_number] => 05049964
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-09-17
[patent_title] => 'Bipolar transistor and method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 7/498463
[patent_app_country] => US
[patent_app_date] => 1990-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 45
[patent_no_of_words] => 4625
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/049/05049964.pdf
[firstpage_image] =>[orig_patent_app_number] => 498463
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/498463 | Bipolar transistor and method of manufacturing the same | Mar 21, 1990 | Issued |
Array
(
[id] => 2831204
[patent_doc_number] => 05170227
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-08
[patent_title] => 'Mask ROM having monocrystalline silicon conductors'
[patent_app_type] => 1
[patent_app_number] => 7/493540
[patent_app_country] => US
[patent_app_date] => 1990-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 21
[patent_no_of_words] => 7124
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/170/05170227.pdf
[firstpage_image] =>[orig_patent_app_number] => 493540
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/493540 | Mask ROM having monocrystalline silicon conductors | Mar 13, 1990 | Issued |
Array
(
[id] => 2677556
[patent_doc_number] => 05034793
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-23
[patent_title] => 'Time delay modulation and correction device'
[patent_app_type] => 1
[patent_app_number] => 7/489998
[patent_app_country] => US
[patent_app_date] => 1990-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 1965
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/034/05034793.pdf
[firstpage_image] =>[orig_patent_app_number] => 489998
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/489998 | Time delay modulation and correction device | Mar 4, 1990 | Issued |
Array
(
[id] => 2604612
[patent_doc_number] => 04965653
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-23
[patent_title] => 'Semiconductor device and method of mounting the semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/489714
[patent_app_country] => US
[patent_app_date] => 1990-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 7215
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/965/04965653.pdf
[firstpage_image] =>[orig_patent_app_number] => 489714
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/489714 | Semiconductor device and method of mounting the semiconductor device | Feb 27, 1990 | Issued |
| 07/489759 | BIPOLAR FIELD-EFFECT ELECTRICALLY ERASABLE PROGRAMMABLE READ ONLY MEMORY CELL AND METHOD OF MANUFACTURE | Feb 26, 1990 | Abandoned |
| 07/483790 | HIGH-SPEED SIGNAL TRANSMISSION LINE PATH STRUCTURE FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES | Feb 22, 1990 | Abandoned |
Array
(
[id] => 2679871
[patent_doc_number] => 04984054
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-08
[patent_title] => 'Electric fuse for a redundancy circuit'
[patent_app_type] => 1
[patent_app_number] => 7/481683
[patent_app_country] => US
[patent_app_date] => 1990-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 19
[patent_no_of_words] => 4537
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/984/04984054.pdf
[firstpage_image] =>[orig_patent_app_number] => 481683
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/481683 | Electric fuse for a redundancy circuit | Feb 19, 1990 | Issued |
Array
(
[id] => 2713444
[patent_doc_number] => 05068706
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-26
[patent_title] => 'Semiconductor device with fuse function'
[patent_app_type] => 1
[patent_app_number] => 7/478536
[patent_app_country] => US
[patent_app_date] => 1990-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 53
[patent_no_of_words] => 6947
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/068/05068706.pdf
[firstpage_image] =>[orig_patent_app_number] => 478536
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/478536 | Semiconductor device with fuse function | Feb 11, 1990 | Issued |
Array
(
[id] => 2752827
[patent_doc_number] => 05012303
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-30
[patent_title] => 'Superconducting device'
[patent_app_type] => 1
[patent_app_number] => 7/478030
[patent_app_country] => US
[patent_app_date] => 1990-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3298
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/012/05012303.pdf
[firstpage_image] =>[orig_patent_app_number] => 478030
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/478030 | Superconducting device | Feb 8, 1990 | Issued |
Array
(
[id] => 2793765
[patent_doc_number] => 05130763
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-14
[patent_title] => 'Integrated semiconductor device with an insulated-gate field effect transistor having a negative transconductance zone'
[patent_app_type] => 1
[patent_app_number] => 7/467625
[patent_app_country] => US
[patent_app_date] => 1990-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 6037
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/130/05130763.pdf
[firstpage_image] =>[orig_patent_app_number] => 467625
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/467625 | Integrated semiconductor device with an insulated-gate field effect transistor having a negative transconductance zone | Jan 18, 1990 | Issued |
Array
(
[id] => 2848722
[patent_doc_number] => 05172211
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-15
[patent_title] => 'High resistance Polysilicon load resistor'
[patent_app_type] => 1
[patent_app_number] => 7/464094
[patent_app_country] => US
[patent_app_date] => 1990-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 5851
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/172/05172211.pdf
[firstpage_image] =>[orig_patent_app_number] => 464094
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/464094 | High resistance Polysilicon load resistor | Jan 11, 1990 | Issued |
| 07/458250 | CHARGE BARRIER LAYER DEVICE PROCESSING | Dec 27, 1989 | Abandoned |
| 07/457050 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Dec 25, 1989 | Abandoned |
| 07/453109 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Dec 21, 1989 | Abandoned |
Array
(
[id] => 2739842
[patent_doc_number] => 05032892
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-07-16
[patent_title] => 'Depletion mode chip decoupling capacitor'
[patent_app_type] => 1
[patent_app_number] => 7/453861
[patent_app_country] => US
[patent_app_date] => 1989-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 18
[patent_no_of_words] => 2431
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/032/05032892.pdf
[firstpage_image] =>[orig_patent_app_number] => 453861
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/453861 | Depletion mode chip decoupling capacitor | Dec 19, 1989 | Issued |
| 07/456195 | FIELD EFFECT TRANSISTOR WITH SHORT CHANNEL LENGTH | Dec 18, 1989 | Abandoned |
Array
(
[id] => 2604281
[patent_doc_number] => 04924287
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-08
[patent_title] => 'Personalizable CMOS gate array device and technique'
[patent_app_type] => 1
[patent_app_number] => 7/449063
[patent_app_country] => US
[patent_app_date] => 1989-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 2959
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/924/04924287.pdf
[firstpage_image] =>[orig_patent_app_number] => 449063
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/449063 | Personalizable CMOS gate array device and technique | Dec 17, 1989 | Issued |
| 07/449150 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING IT | Dec 14, 1989 | Abandoned |
| 07/445941 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Dec 7, 1989 | Abandoned |
Array
(
[id] => 2771085
[patent_doc_number] => 04994890
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-02-19
[patent_title] => 'Rectifier structure with individual links'
[patent_app_type] => 1
[patent_app_number] => 7/441706
[patent_app_country] => US
[patent_app_date] => 1989-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 10
[patent_no_of_words] => 2902
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/994/04994890.pdf
[firstpage_image] =>[orig_patent_app_number] => 441706
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/441706 | Rectifier structure with individual links | Nov 26, 1989 | Issued |