| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2751986
[patent_doc_number] => 05023694
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-11
[patent_title] => 'Side wall contact in a nonvolatile electrically alterable memory cell'
[patent_app_type] => 1
[patent_app_number] => 7/227811
[patent_app_country] => US
[patent_app_date] => 1988-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 10701
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/023/05023694.pdf
[firstpage_image] =>[orig_patent_app_number] => 227811
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/227811 | Side wall contact in a nonvolatile electrically alterable memory cell | Aug 2, 1988 | Issued |
| 07/243039 | HETERO-JUNCTION BIPOLAR TRANSISTOR | Aug 2, 1988 | Abandoned |
Array
(
[id] => 2771272
[patent_doc_number] => 05063431
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-11-05
[patent_title] => 'Semiconductor device having a two-layer gate structure'
[patent_app_type] => 1
[patent_app_number] => 7/226098
[patent_app_country] => US
[patent_app_date] => 1988-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 3216
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/063/05063431.pdf
[firstpage_image] =>[orig_patent_app_number] => 226098
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/226098 | Semiconductor device having a two-layer gate structure | Jul 28, 1988 | Issued |
Array
(
[id] => 2622091
[patent_doc_number] => 04943836
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-24
[patent_title] => 'Ultraviolet erasable nonvolatile semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/224026
[patent_app_country] => US
[patent_app_date] => 1988-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2436
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/943/04943836.pdf
[firstpage_image] =>[orig_patent_app_number] => 224026
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/224026 | Ultraviolet erasable nonvolatile semiconductor device | Jul 24, 1988 | Issued |
Array
(
[id] => 2600883
[patent_doc_number] => 04933738
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-12
[patent_title] => 'Customizable semiconductor devices'
[patent_app_type] => 1
[patent_app_number] => 7/222514
[patent_app_country] => US
[patent_app_date] => 1988-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 4434
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/933/04933738.pdf
[firstpage_image] =>[orig_patent_app_number] => 222514
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/222514 | Customizable semiconductor devices | Jul 20, 1988 | Issued |
Array
(
[id] => 2485354
[patent_doc_number] => 04882611
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-11-21
[patent_title] => 'Double layer voltage-programmable device and method of manufacturing same'
[patent_app_type] => 1
[patent_app_number] => 7/222653
[patent_app_country] => US
[patent_app_date] => 1988-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 7
[patent_no_of_words] => 1495
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/882/04882611.pdf
[firstpage_image] =>[orig_patent_app_number] => 222653
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/222653 | Double layer voltage-programmable device and method of manufacturing same | Jul 20, 1988 | Issued |
Array
(
[id] => 2638233
[patent_doc_number] => 04958200
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-18
[patent_title] => 'Overcurrent protection circuit for semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/221599
[patent_app_country] => US
[patent_app_date] => 1988-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 3309
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/958/04958200.pdf
[firstpage_image] =>[orig_patent_app_number] => 221599
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/221599 | Overcurrent protection circuit for semiconductor device | Jul 19, 1988 | Issued |
Array
(
[id] => 2642558
[patent_doc_number] => 04899202
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-06
[patent_title] => 'High performance silicon-on-insulator transistor with body node to source node connection'
[patent_app_type] => 1
[patent_app_number] => 7/216933
[patent_app_country] => US
[patent_app_date] => 1988-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 5275
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/899/04899202.pdf
[firstpage_image] =>[orig_patent_app_number] => 216933
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/216933 | High performance silicon-on-insulator transistor with body node to source node connection | Jul 7, 1988 | Issued |
Array
(
[id] => 2495938
[patent_doc_number] => 04868632
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-19
[patent_title] => 'Nonvolatile semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 7/216826
[patent_app_country] => US
[patent_app_date] => 1988-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3335
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/868/04868632.pdf
[firstpage_image] =>[orig_patent_app_number] => 216826
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/216826 | Nonvolatile semiconductor memory | Jul 7, 1988 | Issued |
Array
(
[id] => 2564292
[patent_doc_number] => 04942450
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-17
[patent_title] => 'Semiconductor memory device having non-volatile memory transistors'
[patent_app_type] => 1
[patent_app_number] => 7/216588
[patent_app_country] => US
[patent_app_date] => 1988-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 3770
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/942/04942450.pdf
[firstpage_image] =>[orig_patent_app_number] => 216588
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/216588 | Semiconductor memory device having non-volatile memory transistors | Jul 7, 1988 | Issued |
| 07/213551 | HETEROSTRUCTURE FIELD EFFECT TRANSISTOR | Jun 29, 1988 | Abandoned |
Array
(
[id] => 2499371
[patent_doc_number] => 04825268
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-04-25
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 7/213435
[patent_app_country] => US
[patent_app_date] => 1988-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 22
[patent_no_of_words] => 3323
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/825/04825268.pdf
[firstpage_image] =>[orig_patent_app_number] => 213435
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/213435 | Semiconductor memory device | Jun 26, 1988 | Issued |
| 07/210913 | MOUNTING ARRANGEMENTS FOR WAFER SCALE INTEGRATION SEMICONDUCTOR DEVICES | Jun 23, 1988 | Abandoned |
| 07/203458 | HETEROJUNCTION BIPOLAR TRANSISTOR | Jun 6, 1988 | Abandoned |
Array
(
[id] => 2475096
[patent_doc_number] => 04845541
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-04
[patent_title] => 'Tunneling emitter bipolar transistor'
[patent_app_type] => 1
[patent_app_number] => 7/204959
[patent_app_country] => US
[patent_app_date] => 1988-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 3273
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/845/04845541.pdf
[firstpage_image] =>[orig_patent_app_number] => 204959
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/204959 | Tunneling emitter bipolar transistor | Jun 5, 1988 | Issued |
Array
(
[id] => 2810070
[patent_doc_number] => 05124768
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-23
[patent_title] => 'Thin film transistor and active matrix assembly including same'
[patent_app_type] => 1
[patent_app_number] => 7/203548
[patent_app_country] => US
[patent_app_date] => 1988-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 25
[patent_no_of_words] => 4811
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/124/05124768.pdf
[firstpage_image] =>[orig_patent_app_number] => 203548
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/203548 | Thin film transistor and active matrix assembly including same | May 30, 1988 | Issued |
| 07/200673 | CHIP DECOUPLING CAPACITOR | May 30, 1988 | Abandoned |
| 07/199653 | FIELD EFFECT TRANSISTOR WITH SHORT CHANNEL LENGTH | May 26, 1988 | Abandoned |
Array
(
[id] => 2529739
[patent_doc_number] => 04878105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-31
[patent_title] => 'Semiconductor device having wiring layer composed of silicon film and aluminum film with improved contact structure thereof'
[patent_app_type] => 1
[patent_app_number] => 7/196389
[patent_app_country] => US
[patent_app_date] => 1988-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 2130
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 385
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/878/04878105.pdf
[firstpage_image] =>[orig_patent_app_number] => 196389
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/196389 | Semiconductor device having wiring layer composed of silicon film and aluminum film with improved contact structure thereof | May 19, 1988 | Issued |
| 07/191080 | RESIN MOLDED TYPE SEMICONDUCTOR DEVICE HAVING A CONDUCTOR FILM | May 5, 1988 | Abandoned |