
Tim T. Vo
Supervisory Patent Examiner (ID: 5755, Phone: (571)272-3642 , Office: P/2185 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2189, 2168, 2112, 2185, 2111, 2138, 2781, 2181 |
| Total Applications | 545 |
| Issued Applications | 450 |
| Pending Applications | 48 |
| Abandoned Applications | 49 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1595811
[patent_doc_number] => 06484221
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Bus extension for multiple masters'
[patent_app_type] => B1
[patent_app_number] => 09/411412
[patent_app_country] => US
[patent_app_date] => 1999-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4151
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/484/06484221.pdf
[firstpage_image] =>[orig_patent_app_number] => 09411412
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/411412 | Bus extension for multiple masters | Sep 30, 1999 | Issued |
Array
(
[id] => 7630012
[patent_doc_number] => 06636927
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-21
[patent_title] => 'Bridge device for transferring data using master-specific prefetch sizes'
[patent_app_type] => B1
[patent_app_number] => 09/405345
[patent_app_country] => US
[patent_app_date] => 1999-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 5905
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/636/06636927.pdf
[firstpage_image] =>[orig_patent_app_number] => 09405345
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/405345 | Bridge device for transferring data using master-specific prefetch sizes | Sep 23, 1999 | Issued |
Array
(
[id] => 7642406
[patent_doc_number] => 06430640
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-06
[patent_title] => 'Self-arbitrating, self-granting resource access'
[patent_app_type] => B1
[patent_app_number] => 09/370462
[patent_app_country] => US
[patent_app_date] => 1999-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 12845
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/430/06430640.pdf
[firstpage_image] =>[orig_patent_app_number] => 09370462
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/370462 | Self-arbitrating, self-granting resource access | Aug 8, 1999 | Issued |
Array
(
[id] => 7642412
[patent_doc_number] => 06430634
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-06
[patent_title] => 'Bus controller and bus control system'
[patent_app_type] => B1
[patent_app_number] => 09/367050
[patent_app_country] => US
[patent_app_date] => 1999-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 37
[patent_no_of_words] => 14655
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/430/06430634.pdf
[firstpage_image] =>[orig_patent_app_number] => 09367050
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/367050 | Bus controller and bus control system | Aug 5, 1999 | Issued |
Array
(
[id] => 1196871
[patent_doc_number] => 06732206
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-04
[patent_title] => 'Expanded addressing for traffic queues and prioritization'
[patent_app_type] => B1
[patent_app_number] => 09/368800
[patent_app_country] => US
[patent_app_date] => 1999-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3660
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/732/06732206.pdf
[firstpage_image] =>[orig_patent_app_number] => 09368800
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/368800 | Expanded addressing for traffic queues and prioritization | Aug 4, 1999 | Issued |
Array
(
[id] => 1420953
[patent_doc_number] => 06542951
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'Information handling system having integrated internal scalable storage system'
[patent_app_type] => B1
[patent_app_number] => 09/368366
[patent_app_country] => US
[patent_app_date] => 1999-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3921
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/542/06542951.pdf
[firstpage_image] =>[orig_patent_app_number] => 09368366
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/368366 | Information handling system having integrated internal scalable storage system | Aug 3, 1999 | Issued |
Array
(
[id] => 1460146
[patent_doc_number] => 06463543
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Serial bus communications system'
[patent_app_type] => B1
[patent_app_number] => 09/366001
[patent_app_country] => US
[patent_app_date] => 1999-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2984
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463543.pdf
[firstpage_image] =>[orig_patent_app_number] => 09366001
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/366001 | Serial bus communications system | Aug 2, 1999 | Issued |
Array
(
[id] => 1430541
[patent_doc_number] => 06526513
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-02-25
[patent_title] => 'Architecture for dynamic permissions in java'
[patent_app_type] => B1
[patent_app_number] => 09/366465
[patent_app_country] => US
[patent_app_date] => 1999-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 8738
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/526/06526513.pdf
[firstpage_image] =>[orig_patent_app_number] => 09366465
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/366465 | Architecture for dynamic permissions in java | Aug 2, 1999 | Issued |
Array
(
[id] => 1459978
[patent_doc_number] => 06463497
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Communication method for integrated circuit chips on a multi-chip module'
[patent_app_type] => B1
[patent_app_number] => 09/364697
[patent_app_country] => US
[patent_app_date] => 1999-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5517
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/463/06463497.pdf
[firstpage_image] =>[orig_patent_app_number] => 09364697
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/364697 | Communication method for integrated circuit chips on a multi-chip module | Jul 29, 1999 | Issued |
Array
(
[id] => 1075114
[patent_doc_number] => 06839782
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-01-04
[patent_title] => 'Computer storage system incorporating on-board EEPROMS containing product data'
[patent_app_type] => utility
[patent_app_number] => 09/364727
[patent_app_country] => US
[patent_app_date] => 1999-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 7499
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/839/06839782.pdf
[firstpage_image] =>[orig_patent_app_number] => 09364727
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/364727 | Computer storage system incorporating on-board EEPROMS containing product data | Jul 29, 1999 | Issued |
Array
(
[id] => 1154800
[patent_doc_number] => 06779051
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-17
[patent_title] => 'Determining an end point of a GRE tunnel'
[patent_app_type] => B1
[patent_app_number] => 09/364339
[patent_app_country] => US
[patent_app_date] => 1999-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 3507
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/779/06779051.pdf
[firstpage_image] =>[orig_patent_app_number] => 09364339
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/364339 | Determining an end point of a GRE tunnel | Jul 29, 1999 | Issued |
Array
(
[id] => 1258307
[patent_doc_number] => 06671760
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-30
[patent_title] => 'Switching system for controlling internal apparatuses in an exchange system'
[patent_app_type] => B1
[patent_app_number] => 09/364583
[patent_app_country] => US
[patent_app_date] => 1999-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 19
[patent_no_of_words] => 10278
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/671/06671760.pdf
[firstpage_image] =>[orig_patent_app_number] => 09364583
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/364583 | Switching system for controlling internal apparatuses in an exchange system | Jul 29, 1999 | Issued |
Array
(
[id] => 1192384
[patent_doc_number] => 06735651
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-11
[patent_title] => 'Multi-chip module having chips coupled in a ring'
[patent_app_type] => B1
[patent_app_number] => 09/364738
[patent_app_country] => US
[patent_app_date] => 1999-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5580
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/735/06735651.pdf
[firstpage_image] =>[orig_patent_app_number] => 09364738
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/364738 | Multi-chip module having chips coupled in a ring | Jul 29, 1999 | Issued |
Array
(
[id] => 1584670
[patent_doc_number] => 06449672
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-09-10
[patent_title] => 'PCI device arbiter'
[patent_app_type] => B1
[patent_app_number] => 09/358370
[patent_app_country] => US
[patent_app_date] => 1999-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4824
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/449/06449672.pdf
[firstpage_image] =>[orig_patent_app_number] => 09358370
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/358370 | PCI device arbiter | Jul 20, 1999 | Issued |
Array
(
[id] => 1573699
[patent_doc_number] => 06499071
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-24
[patent_title] => 'Interconnection system'
[patent_app_type] => B1
[patent_app_number] => 09/353244
[patent_app_country] => US
[patent_app_date] => 1999-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1986
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/499/06499071.pdf
[firstpage_image] =>[orig_patent_app_number] => 09353244
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/353244 | Interconnection system | Jul 13, 1999 | Issued |
Array
(
[id] => 7645922
[patent_doc_number] => 06477601
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-05
[patent_title] => 'SCSI bus free phase management structure and method of operation for parallel SCSI host adapter integrated circuits'
[patent_app_type] => B1
[patent_app_number] => 09/343323
[patent_app_country] => US
[patent_app_date] => 1999-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5519
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 4
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/477/06477601.pdf
[firstpage_image] =>[orig_patent_app_number] => 09343323
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/343323 | SCSI bus free phase management structure and method of operation for parallel SCSI host adapter integrated circuits | Jun 29, 1999 | Issued |
Array
(
[id] => 7645921
[patent_doc_number] => 06477602
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-05
[patent_title] => 'Method and circuit for detecting the presence of a connector in a socket'
[patent_app_type] => B1
[patent_app_number] => 09/327263
[patent_app_country] => US
[patent_app_date] => 1999-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2744
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/477/06477602.pdf
[firstpage_image] =>[orig_patent_app_number] => 09327263
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/327263 | Method and circuit for detecting the presence of a connector in a socket | Jun 6, 1999 | Issued |
Array
(
[id] => 1429030
[patent_doc_number] => 06529974
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-04
[patent_title] => 'Method for exchanging digital data between electronic cards and corresponding connection system'
[patent_app_type] => B1
[patent_app_number] => 09/319281
[patent_app_country] => US
[patent_app_date] => 1999-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 9873
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/529/06529974.pdf
[firstpage_image] =>[orig_patent_app_number] => 09319281
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/319281 | Method for exchanging digital data between electronic cards and corresponding connection system | Jun 2, 1999 | Issued |
Array
(
[id] => 1462382
[patent_doc_number] => 06427182
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-30
[patent_title] => 'Device management control in response to AC connection/disconnection'
[patent_app_type] => B1
[patent_app_number] => 09/323927
[patent_app_country] => US
[patent_app_date] => 1999-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7766
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/427/06427182.pdf
[firstpage_image] =>[orig_patent_app_number] => 09323927
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/323927 | Device management control in response to AC connection/disconnection | Jun 1, 1999 | Issued |
Array
(
[id] => 1567281
[patent_doc_number] => 06438640
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-20
[patent_title] => 'Computer system and its control method'
[patent_app_type] => B1
[patent_app_number] => 09/324545
[patent_app_country] => US
[patent_app_date] => 1999-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 9212
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/438/06438640.pdf
[firstpage_image] =>[orig_patent_app_number] => 09324545
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/324545 | Computer system and its control method | Jun 1, 1999 | Issued |