Tima Michele Mcguthry Banks

Array ( [id] => 3537799 [patent_doc_number] => 05504913 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-02 [patent_title] => 'Queue memory with self-handling addressing and underflow' [patent_app_type] => 1 [patent_app_number] => 7/883314 [patent_app_country] => US [patent_app_date] => 1992-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3728 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/504/05504913.pdf [firstpage_image] =>[orig_patent_app_number] => 883314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3901888 [patent_doc_number] => 05715474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Simultaneous control of radio frequency modem in a multi-tasking system using a single session manager program with separate command queue for each application program' [patent_app_type] => 1 [patent_app_number] => 7/876662 [patent_app_country] => US [patent_app_date] => 1992-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 23 [patent_no_of_words] => 9064 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/715/05715474.pdf [firstpage_image] =>[orig_patent_app_number] => 876662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3424175 [patent_doc_number] => 05412780 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Data storage method and apparatus with adaptive buffer threshold control based upon buffer\'s waiting time and filling degree of previous data transfer' [patent_app_type] => 1 [patent_app_number] => 7/873426 [patent_app_country] => US [patent_app_date] => 1992-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 7078 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 374 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412780.pdf [firstpage_image] =>[orig_patent_app_number] => 873426 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3556139 [patent_doc_number] => 05555380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-10 [patent_title] => 'Data transfer system with buffer request including block length to update the buffer pointer prior to transferring of the block' [patent_app_type] => 1 [patent_app_number] => 7/867523 [patent_app_country] => US [patent_app_date] => 1992-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 2520 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/555/05555380.pdf [firstpage_image] =>[orig_patent_app_number] => 867523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3028243 [patent_doc_number] => 05341480 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-08-23 [patent_title] => 'Method and apparatus for providing a two conductor serial bus' [patent_app_type] => 1 [patent_app_number] => 7/866816 [patent_app_country] => US [patent_app_date] => 1992-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4850 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/341/05341480.pdf [firstpage_image] =>[orig_patent_app_number] => 866816 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3564061 [patent_doc_number] => 05572682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-05 [patent_title] => 'Control logic for a sequential data buffer using byte read-enable lines to define and shift the access window' [patent_app_type] => 1 [patent_app_number] => 7/863227 [patent_app_country] => US [patent_app_date] => 1992-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3524 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/572/05572682.pdf [firstpage_image] =>[orig_patent_app_number] => 863227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3486464 [patent_doc_number] => 05428746 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-27 [patent_title] => 'Integrated microprocessor unit generating separate memory and input-output device control signals' [patent_app_type] => 1 [patent_app_number] => 7/855526 [patent_app_country] => US [patent_app_date] => 1992-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 31 [patent_no_of_words] => 3769 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/428/05428746.pdf [firstpage_image] =>[orig_patent_app_number] => 855526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3503088 [patent_doc_number] => 05561768 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-01 [patent_title] => 'System and method for partitioning a massively parallel computer system' [patent_app_type] => 1 [patent_app_number] => 7/853063 [patent_app_country] => US [patent_app_date] => 1992-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 19 [patent_no_of_words] => 10573 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/561/05561768.pdf [firstpage_image] =>[orig_patent_app_number] => 853063 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2986083 [patent_doc_number] => 05195185 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-16 [patent_title] => 'Dynamic bus arbitration with concurrent same bus granting every cycle' [patent_app_type] => 1 [patent_app_number] => 7/841227 [patent_app_country] => US [patent_app_date] => 1992-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3675 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/195/05195185.pdf [firstpage_image] =>[orig_patent_app_number] => 841227 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3426858 [patent_doc_number] => 05454080 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-26 [patent_title] => 'Removable hard disk drive system with circuit for hot insertion and removal responsive to contacts of zero-insertion-force connector on the lateral side of the drive' [patent_app_type] => 1 [patent_app_number] => 7/834072 [patent_app_country] => US [patent_app_date] => 1992-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5460 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/454/05454080.pdf [firstpage_image] =>[orig_patent_app_number] => 834072 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3120605 [patent_doc_number] => 05418933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-23 [patent_title] => 'Bidirectional tri-state data bus buffer control circuit for delaying direction switching at I/O pins of semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 7/829472 [patent_app_country] => US [patent_app_date] => 1992-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 2553 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 356 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/418/05418933.pdf [firstpage_image] =>[orig_patent_app_number] => 829472 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3539526 [patent_doc_number] => 05528760 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-18 [patent_title] => 'Data transmission/receive system and control method using dummy data to signify transmission/reception state and to detect transmission error' [patent_app_type] => 1 [patent_app_number] => 7/829871 [patent_app_country] => US [patent_app_date] => 1992-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3264 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/528/05528760.pdf [firstpage_image] =>[orig_patent_app_number] => 829871 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3495209 [patent_doc_number] => 05446866 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-29 [patent_title] => 'Architecture for transferring pixel streams, without control information, in a plurality of formats utilizing addressable source and destination channels associated with the source and destination components' [patent_app_type] => 1 [patent_app_number] => 7/828353 [patent_app_country] => US [patent_app_date] => 1992-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 5886 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/446/05446866.pdf [firstpage_image] =>[orig_patent_app_number] => 828353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3471778 [patent_doc_number] => 05442752 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-08-15 [patent_title] => 'Data storage method for DASD arrays using striping based on file length' [patent_app_type] => 1 [patent_app_number] => 7/824962 [patent_app_country] => US [patent_app_date] => 1992-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5861 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/442/05442752.pdf [firstpage_image] =>[orig_patent_app_number] => 824962 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2952090 [patent_doc_number] => 05261107 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-09 [patent_title] => 'Programable interrupt controller' [patent_app_type] => 1 [patent_app_number] => 7/825336 [patent_app_country] => US [patent_app_date] => 1992-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 9580 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 346 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/261/05261107.pdf [firstpage_image] =>[orig_patent_app_number] => 825336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3069167 [patent_doc_number] => 05357616 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-18 [patent_title] => 'On-line computer system capable of safely and simply processing a message signal' [patent_app_type] => 1 [patent_app_number] => 7/822957 [patent_app_country] => US [patent_app_date] => 1992-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3275 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 319 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/357/05357616.pdf [firstpage_image] =>[orig_patent_app_number] => 822957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3095533 [patent_doc_number] => 05280628 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-18 [patent_title] => 'Interruption controlling system using timer circuits' [patent_app_type] => 1 [patent_app_number] => 7/820572 [patent_app_country] => US [patent_app_date] => 1992-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6175 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 461 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/280/05280628.pdf [firstpage_image] =>[orig_patent_app_number] => 820572 [rel_patent_id] =>[rel_patent_doc_number] =>)