| Application number | Title of the application | Filing Date | Status |
|---|
| 07/818594 | APPARATUS AND METHOD FOR TRANSFERRING DATA VIA DMA FROM HOST SYSTEM | Jan 8, 1992 | Abandoned |
Array
(
[id] => 3012124
[patent_doc_number] => 05359714
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-25
[patent_title] => 'Avan computer backplane-a redundant, unidirectional bus architecture'
[patent_app_type] => 1
[patent_app_number] => 7/816294
[patent_app_country] => US
[patent_app_date] => 1992-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4050
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/359/05359714.pdf
[firstpage_image] =>[orig_patent_app_number] => 816294
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/816294 | Avan computer backplane-a redundant, unidirectional bus architecture | Jan 5, 1992 | Issued |
Array
(
[id] => 3090078
[patent_doc_number] => 05297275
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-22
[patent_title] => 'Personal computer system variable resolution timers'
[patent_app_type] => 1
[patent_app_number] => 7/811397
[patent_app_country] => US
[patent_app_date] => 1991-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8504
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/297/05297275.pdf
[firstpage_image] =>[orig_patent_app_number] => 811397
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/811397 | Personal computer system variable resolution timers | Dec 19, 1991 | Issued |
| 07/807269 | BUFFER AND FRAME INDEXING | Dec 12, 1991 | Abandoned |
Array
(
[id] => 3465406
[patent_doc_number] => 05379408
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-03
[patent_title] => 'Color palette timing and control with circuitry for producing an additional clock cycle during a clock disabled time period'
[patent_app_type] => 1
[patent_app_number] => 7/789725
[patent_app_country] => US
[patent_app_date] => 1991-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 7128
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/379/05379408.pdf
[firstpage_image] =>[orig_patent_app_number] => 789725
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/789725 | Color palette timing and control with circuitry for producing an additional clock cycle during a clock disabled time period | Nov 7, 1991 | Issued |
| 07/773937 | A REDUNDANT MESSAGE COMMUNICATION PROCESSING SYSTEM FEATURING A RECEPTION SERVER | Nov 4, 1991 | Abandoned |
Array
(
[id] => 3425078
[patent_doc_number] => 05444852
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-22
[patent_title] => 'I/O device interface having buffer mapped in processor memory addressing space and control registers mapped in processor I/O addressing space'
[patent_app_type] => 1
[patent_app_number] => 7/780584
[patent_app_country] => US
[patent_app_date] => 1991-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 4418
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/444/05444852.pdf
[firstpage_image] =>[orig_patent_app_number] => 780584
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/780584 | I/O device interface having buffer mapped in processor memory addressing space and control registers mapped in processor I/O addressing space | Oct 21, 1991 | Issued |
Array
(
[id] => 3023481
[patent_doc_number] => 05333265
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-26
[patent_title] => 'Replicated data processing method in distributed processing system'
[patent_app_type] => 1
[patent_app_number] => 7/780337
[patent_app_country] => US
[patent_app_date] => 1991-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 12097
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/333/05333265.pdf
[firstpage_image] =>[orig_patent_app_number] => 780337
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/780337 | Replicated data processing method in distributed processing system | Oct 21, 1991 | Issued |
Array
(
[id] => 3058291
[patent_doc_number] => 05287459
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-02-15
[patent_title] => 'Method and apparatus for reducing response time in automated library data retrieval systems'
[patent_app_type] => 1
[patent_app_number] => 7/770377
[patent_app_country] => US
[patent_app_date] => 1991-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6036
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/287/05287459.pdf
[firstpage_image] =>[orig_patent_app_number] => 770377
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/770377 | Method and apparatus for reducing response time in automated library data retrieval systems | Oct 2, 1991 | Issued |
Array
(
[id] => 3094752
[patent_doc_number] => 05280586
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-01-18
[patent_title] => 'Expandable communication system using data concentration'
[patent_app_type] => 1
[patent_app_number] => 7/771143
[patent_app_country] => US
[patent_app_date] => 1991-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 27729
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 639
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/280/05280586.pdf
[firstpage_image] =>[orig_patent_app_number] => 771143
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/771143 | Expandable communication system using data concentration | Oct 2, 1991 | Issued |
Array
(
[id] => 2896920
[patent_doc_number] => 05269005
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-12-07
[patent_title] => 'Method and apparatus for transferring data within a computer system'
[patent_app_type] => 1
[patent_app_number] => 7/761185
[patent_app_country] => US
[patent_app_date] => 1991-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 8640
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/269/05269005.pdf
[firstpage_image] =>[orig_patent_app_number] => 761185
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/761185 | Method and apparatus for transferring data within a computer system | Sep 16, 1991 | Issued |
Array
(
[id] => 3063478
[patent_doc_number] => 05305453
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-04-19
[patent_title] => 'Process and device for adjusting clock signals in a synchronous system'
[patent_app_type] => 1
[patent_app_number] => 7/750967
[patent_app_country] => US
[patent_app_date] => 1991-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4435
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/305/05305453.pdf
[firstpage_image] =>[orig_patent_app_number] => 750967
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/750967 | Process and device for adjusting clock signals in a synchronous system | Aug 27, 1991 | Issued |
Array
(
[id] => 3435285
[patent_doc_number] => 05423004
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-06-06
[patent_title] => 'Computer with electrically isolated printer port using shunt transistors controlled by a common charge-robbing node'
[patent_app_type] => 1
[patent_app_number] => 7/743657
[patent_app_country] => US
[patent_app_date] => 1991-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3204
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/423/05423004.pdf
[firstpage_image] =>[orig_patent_app_number] => 743657
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/743657 | Computer with electrically isolated printer port using shunt transistors controlled by a common charge-robbing node | Aug 11, 1991 | Issued |
Array
(
[id] => 2948290
[patent_doc_number] => 05247646
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-09-21
[patent_title] => 'Compressed data optical disk storage system'
[patent_app_type] => 1
[patent_app_number] => 7/733475
[patent_app_country] => US
[patent_app_date] => 1991-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2513
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 260
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/247/05247646.pdf
[firstpage_image] =>[orig_patent_app_number] => 733475
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/733475 | Compressed data optical disk storage system | Jul 21, 1991 | Issued |
Array
(
[id] => 3503356
[patent_doc_number] => 05440752
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-08-08
[patent_title] => 'Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU'
[patent_app_type] => 1
[patent_app_number] => 7/726893
[patent_app_country] => US
[patent_app_date] => 1991-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10179
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/440/05440752.pdf
[firstpage_image] =>[orig_patent_app_number] => 726893
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/726893 | Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU | Jul 7, 1991 | Issued |
Array
(
[id] => 2976634
[patent_doc_number] => 05265199
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-11-23
[patent_title] => 'Method and apparatus for accomplishing Z-buffering by prediction'
[patent_app_type] => 1
[patent_app_number] => 7/704127
[patent_app_country] => US
[patent_app_date] => 1991-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4547
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/265/05265199.pdf
[firstpage_image] =>[orig_patent_app_number] => 704127
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/704127 | Method and apparatus for accomplishing Z-buffering by prediction | May 21, 1991 | Issued |
| 90/002343 | TELEVISION LOCAL WIRELESS TRANSMISSION AND CONTROL | May 8, 1991 | Issued |
Array
(
[id] => 3106605
[patent_doc_number] => 05313582
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-17
[patent_title] => 'Method and apparatus for buffering data within stations of a communication network'
[patent_app_type] => 1
[patent_app_number] => 7/693637
[patent_app_country] => US
[patent_app_date] => 1991-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 28
[patent_no_of_words] => 19472
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 344
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/313/05313582.pdf
[firstpage_image] =>[orig_patent_app_number] => 693637
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/693637 | Method and apparatus for buffering data within stations of a communication network | Apr 29, 1991 | Issued |
| 07/682187 | DISPOSITION FILTERING OF MESSAGES USING A SINGLE ADDRESS AND PROTOCOL TABLE BRIDGE | Apr 7, 1991 | Abandoned |
| 07/677647 | REAL-TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER SYSTEM | Mar 27, 1991 | Abandoned |