
Timor Karimy
Examiner (ID: 16056, Phone: (571)272-9006 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2815, 2818, 2894 |
| Total Applications | 1353 |
| Issued Applications | 1056 |
| Pending Applications | 122 |
| Abandoned Applications | 218 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17917933
[patent_doc_number] => 20220320329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/517941
[patent_app_country] => US
[patent_app_date] => 2021-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17517941
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/517941 | Semiconductor device | Nov 2, 2021 | Issued |
Array
(
[id] => 19958513
[patent_doc_number] => 12328944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Layout of integrated circuit
[patent_app_type] => utility
[patent_app_number] => 17/517642
[patent_app_country] => US
[patent_app_date] => 2021-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4966
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 375
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17517642
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/517642 | Layout of integrated circuit | Nov 1, 2021 | Issued |
Array
(
[id] => 18898820
[patent_doc_number] => 20240014305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-11
[patent_title] => NITRIDE-BASED SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/617913
[patent_app_country] => US
[patent_app_date] => 2021-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17617913
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/617913 | Nitride-based semiconductor device and method for manufacturing the same | Oct 21, 2021 | Issued |
Array
(
[id] => 18821627
[patent_doc_number] => 20230395968
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => A MULTI-LAYERED STRUCTURE HAVING ANTIPAD FORMATIONS
[patent_app_type] => utility
[patent_app_number] => 18/249941
[patent_app_country] => US
[patent_app_date] => 2021-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7166
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18249941
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/249941 | A MULTI-LAYERED STRUCTURE HAVING ANTIPAD FORMATIONS | Oct 20, 2021 | Pending |
Array
(
[id] => 18326087
[patent_doc_number] => 20230124215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => MULTIPLE SILICIDE PROCESS FOR SEPARATELY FORMING N-TYPE AND P-TYPE OHMIC CONTACTS AND RELATED DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/505744
[patent_app_country] => US
[patent_app_date] => 2021-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10618
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17505744
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/505744 | MULTIPLE SILICIDE PROCESS FOR SEPARATELY FORMING N-TYPE AND P-TYPE OHMIC CONTACTS AND RELATED DEVICES | Oct 19, 2021 | Pending |
Array
(
[id] => 19670912
[patent_doc_number] => 12183683
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-31
[patent_title] => Electronic package structure
[patent_app_type] => utility
[patent_app_number] => 17/501952
[patent_app_country] => US
[patent_app_date] => 2021-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 8867
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17501952
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/501952 | Electronic package structure | Oct 13, 2021 | Issued |
Array
(
[id] => 18857597
[patent_doc_number] => 11855194
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-26
[patent_title] => Method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/500149
[patent_app_country] => US
[patent_app_date] => 2021-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 71
[patent_no_of_words] => 31855
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17500149
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/500149 | Method for manufacturing semiconductor device | Oct 12, 2021 | Issued |
Array
(
[id] => 17787848
[patent_doc_number] => 11410984
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-08-09
[patent_title] => Three dimensional integrated circuit with lateral connection layer
[patent_app_type] => utility
[patent_app_number] => 17/497804
[patent_app_country] => US
[patent_app_date] => 2021-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 12946
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17497804
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/497804 | Three dimensional integrated circuit with lateral connection layer | Oct 7, 2021 | Issued |
Array
(
[id] => 18782240
[patent_doc_number] => 11824006
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/492788
[patent_app_country] => US
[patent_app_date] => 2021-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10733
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17492788
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/492788 | Semiconductor package | Oct 3, 2021 | Issued |
Array
(
[id] => 17417320
[patent_doc_number] => 20220052224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => LIGHT-EMITTING DIODE, MANUFACTURING METHOD THEREOF AND DISPLAY
[patent_app_type] => utility
[patent_app_number] => 17/488890
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17488890
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/488890 | LIGHT-EMITTING DIODE, MANUFACTURING METHOD THEREOF AND DISPLAY | Sep 28, 2021 | Abandoned |
Array
(
[id] => 18268716
[patent_doc_number] => 20230089958
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-23
[patent_title] => DISSIPATION OF HEAT FROM A SEMICONDUCTOR CHIP
[patent_app_type] => utility
[patent_app_number] => 17/482347
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2812
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482347
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/482347 | Dissipation of heat from a semiconductor chip | Sep 21, 2021 | Issued |
Array
(
[id] => 18562983
[patent_doc_number] => 11728236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Three-dimensional memory devices having hydrogen blocking layer and fabrication methods thereof
[patent_app_type] => utility
[patent_app_number] => 17/482361
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 12519
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482361
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/482361 | Three-dimensional memory devices having hydrogen blocking layer and fabrication methods thereof | Sep 21, 2021 | Issued |
Array
(
[id] => 18521047
[patent_doc_number] => 11710944
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-07-25
[patent_title] => Manufacturable RGB laser diode source and system
[patent_app_type] => utility
[patent_app_number] => 17/477016
[patent_app_country] => US
[patent_app_date] => 2021-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 48
[patent_no_of_words] => 45887
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17477016
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/477016 | Manufacturable RGB laser diode source and system | Sep 15, 2021 | Issued |
Array
(
[id] => 17477493
[patent_doc_number] => 20220084997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => FAN-OUT PACKAGING STRUCTURE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/476371
[patent_app_country] => US
[patent_app_date] => 2021-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3768
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17476371
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/476371 | Fan-out packaging structure and method | Sep 14, 2021 | Issued |
Array
(
[id] => 18874787
[patent_doc_number] => 11862610
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Fan-out packages providing enhanced mechanical strength and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 17/474358
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 13517
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17474358
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/474358 | Fan-out packages providing enhanced mechanical strength and methods for forming the same | Sep 13, 2021 | Issued |
Array
(
[id] => 19598582
[patent_doc_number] => 12156459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-26
[patent_title] => Display panels, display apparatuses and preparation methods of display panel
[patent_app_type] => utility
[patent_app_number] => 17/469127
[patent_app_country] => US
[patent_app_date] => 2021-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 9669
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17469127
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/469127 | Display panels, display apparatuses and preparation methods of display panel | Sep 7, 2021 | Issued |
Array
(
[id] => 18735733
[patent_doc_number] => 11804474
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-31
[patent_title] => Stack packages and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/469281
[patent_app_country] => US
[patent_app_date] => 2021-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 23
[patent_no_of_words] => 5744
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17469281
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/469281 | Stack packages and methods of manufacturing the same | Sep 7, 2021 | Issued |
Array
(
[id] => 19952838
[patent_doc_number] => 12324226
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Method of manufacturing bipolar complementary-metal-oxide-semiconductor (BiCMOS) devices using nickel silicide
[patent_app_type] => utility
[patent_app_number] => 17/465246
[patent_app_country] => US
[patent_app_date] => 2021-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 0
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17465246
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/465246 | Method of manufacturing bipolar complementary-metal-oxide-semiconductor (BiCMOS) devices using nickel silicide | Sep 1, 2021 | Issued |
Array
(
[id] => 18163268
[patent_doc_number] => 20230029861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => DISPLAY SUBSTRATE AND MANUFACTURING METHOD THEREFOR, AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/789170
[patent_app_country] => US
[patent_app_date] => 2021-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17241
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 300
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17789170
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/789170 | Display substrate and manufacturing method therefor, and display device | Sep 1, 2021 | Issued |
Array
(
[id] => 17373818
[patent_doc_number] => 20220028870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => ATOMIC LAYER DEPOSITION OF III-V COMPOUNDS TO FORM V-NAND DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/462181
[patent_app_country] => US
[patent_app_date] => 2021-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8543
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17462181
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/462181 | Atomic layer deposition of III-V compounds to form V-NAND devices | Aug 30, 2021 | Issued |