Timothy Aberle
Examiner (ID: 10651)
Most Active Art Unit | 3501 |
Art Unit(s) | 3501 |
Total Applications | 113 |
Issued Applications | 106 |
Pending Applications | 0 |
Abandoned Applications | 7 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16471788
[patent_doc_number] => 20200373326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/992213
[patent_app_country] => US
[patent_app_date] => 2020-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16992213
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/992213 | Semiconductor memory device | Aug 12, 2020 | Issued |
Array
(
[id] => 16631408
[patent_doc_number] => 20210050061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => METHOD FOR DETERMINING A PROPER PROGRAM VOLTAGE FOR A PLURALITY OF MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 16/989901
[patent_app_country] => US
[patent_app_date] => 2020-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3699
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16989901
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/989901 | Method for determining a proper program voltage for a plurality of memory cells | Aug 10, 2020 | Issued |
Array
(
[id] => 17077762
[patent_doc_number] => 11114175
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-07
[patent_title] => Systems and methods for providing a read only memory cell array
[patent_app_type] => utility
[patent_app_number] => 16/986541
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6158
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986541
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986541 | Systems and methods for providing a read only memory cell array | Aug 5, 2020 | Issued |
Array
(
[id] => 17469986
[patent_doc_number] => 11276468
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => High-speed efficient level shifter
[patent_app_type] => utility
[patent_app_number] => 16/944568
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 8189
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16944568
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/944568 | High-speed efficient level shifter | Jul 30, 2020 | Issued |
Array
(
[id] => 17469972
[patent_doc_number] => 11276454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => Memory with partial array refresh
[patent_app_type] => utility
[patent_app_number] => 16/939669
[patent_app_country] => US
[patent_app_date] => 2020-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 9721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16939669
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/939669 | Memory with partial array refresh | Jul 26, 2020 | Issued |
Array
(
[id] => 17018213
[patent_doc_number] => 11087858
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-10
[patent_title] => In-place refresh operation in flash memory
[patent_app_type] => utility
[patent_app_number] => 16/938500
[patent_app_country] => US
[patent_app_date] => 2020-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 34
[patent_no_of_words] => 12111
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16938500
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/938500 | In-place refresh operation in flash memory | Jul 23, 2020 | Issued |
Array
(
[id] => 17455900
[patent_doc_number] => 11270766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Memory system and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/928989
[patent_app_country] => US
[patent_app_date] => 2020-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 20
[patent_no_of_words] => 15132
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16928989
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/928989 | Memory system and method of operating the same | Jul 13, 2020 | Issued |
Array
(
[id] => 17326286
[patent_doc_number] => 11217311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Memory device with improved program performance and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/927100
[patent_app_country] => US
[patent_app_date] => 2020-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 22
[patent_no_of_words] => 11524
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16927100
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/927100 | Memory device with improved program performance and method of operating the same | Jul 12, 2020 | Issued |
Array
(
[id] => 17346852
[patent_doc_number] => 20220013183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => ACCESSING A MULTI-LEVEL MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 16/926556
[patent_app_country] => US
[patent_app_date] => 2020-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15680
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16926556
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/926556 | Accessing a multi-level memory cell | Jul 9, 2020 | Issued |
Array
(
[id] => 17253863
[patent_doc_number] => 11189359
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-30
[patent_title] => Techniques for data programming
[patent_app_type] => utility
[patent_app_number] => 16/916952
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 11206
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16916952
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/916952 | Techniques for data programming | Jun 29, 2020 | Issued |
Array
(
[id] => 17353004
[patent_doc_number] => 11227648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-18
[patent_title] => Multiple plate line architecture for multideck memory array
[patent_app_type] => utility
[patent_app_number] => 16/909863
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15735
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909863
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909863 | Multiple plate line architecture for multideck memory array | Jun 22, 2020 | Issued |
Array
(
[id] => 16888656
[patent_doc_number] => 20210174853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => SEMICONDUCTOR DEVICES AND SEMICONDUCTOR SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/905190
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6457
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905190
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905190 | Semiconductor devices and semiconductor systems | Jun 17, 2020 | Issued |
Array
(
[id] => 16958872
[patent_doc_number] => 11062749
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Data output method and semiconductor device using the data output method
[patent_app_type] => utility
[patent_app_number] => 16/905401
[patent_app_country] => US
[patent_app_date] => 2020-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10191
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16905401
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/905401 | Data output method and semiconductor device using the data output method | Jun 17, 2020 | Issued |
Array
(
[id] => 17121930
[patent_doc_number] => 11133070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Nonvolatile memory devices and methods of reading the nonvolatile memory devices
[patent_app_type] => utility
[patent_app_number] => 16/902991
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 14852
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902991
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902991 | Nonvolatile memory devices and methods of reading the nonvolatile memory devices | Jun 15, 2020 | Issued |
Array
(
[id] => 17469987
[patent_doc_number] => 11276469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-15
[patent_title] => One time programmable memory
[patent_app_type] => utility
[patent_app_number] => 16/901200
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7627
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16901200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/901200 | One time programmable memory | Jun 14, 2020 | Issued |
Array
(
[id] => 17077765
[patent_doc_number] => 11114178
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-07
[patent_title] => Physical defect detection in an integrated memory assembly
[patent_app_type] => utility
[patent_app_number] => 16/897724
[patent_app_country] => US
[patent_app_date] => 2020-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 31
[patent_no_of_words] => 25737
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16897724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/897724 | Physical defect detection in an integrated memory assembly | Jun 9, 2020 | Issued |
Array
(
[id] => 16300837
[patent_doc_number] => 20200286560
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/883591
[patent_app_country] => US
[patent_app_date] => 2020-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16883591
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/883591 | Semiconductor memory device | May 25, 2020 | Issued |
Array
(
[id] => 17152261
[patent_doc_number] => 11145348
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-12
[patent_title] => Circuit structure and method for memory storage with memory cell and MRAM stack
[patent_app_type] => utility
[patent_app_number] => 16/871129
[patent_app_country] => US
[patent_app_date] => 2020-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5354
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16871129
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/871129 | Circuit structure and method for memory storage with memory cell and MRAM stack | May 10, 2020 | Issued |
Array
(
[id] => 16880897
[patent_doc_number] => 11031053
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Derivative receiver
[patent_app_type] => utility
[patent_app_number] => 16/871396
[patent_app_country] => US
[patent_app_date] => 2020-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 2977
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16871396
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/871396 | Derivative receiver | May 10, 2020 | Issued |
Array
(
[id] => 18276895
[patent_doc_number] => 11615841
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => Memory device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/871481
[patent_app_country] => US
[patent_app_date] => 2020-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 27
[patent_no_of_words] => 9461
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16871481
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/871481 | Memory device and operating method thereof | May 10, 2020 | Issued |