Timothy C Vanoy
Examiner (ID: 16970, Phone: (571)272-8158 , Office: P/1736 )
Most Active Art Unit | 1736 |
Art Unit(s) | 1754, 1734, 1793, 1735, 1736, 1103, 1724 |
Total Applications | 3741 |
Issued Applications | 3215 |
Pending Applications | 124 |
Abandoned Applications | 402 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16668568
[patent_doc_number] => 10937826
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Micro semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/436333
[patent_app_country] => US
[patent_app_date] => 2019-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 10832
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16436333
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/436333 | Micro semiconductor structure | Jun 9, 2019 | Issued |
Array
(
[id] => 15260289
[patent_doc_number] => 20190378878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => SYNAPSE ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/431885
[patent_app_country] => US
[patent_app_date] => 2019-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16431885
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/431885 | Synapse array | Jun 4, 2019 | Issued |
Array
(
[id] => 15332011
[patent_doc_number] => 20200006335
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => ODD-FIN HEIGHT CELL REGIONS, SEMICONDUCTOR DEVICE HAVING THE SAME, AND METHOD OF GENERATING A LAYOUT DIAGRAM CORRESPONDING TO THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/432024
[patent_app_country] => US
[patent_app_date] => 2019-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16432024
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/432024 | Odd-fin height cell regions, semiconductor device having the same, and method of generating a layout diagram corresponding to the same | Jun 4, 2019 | Issued |
Array
(
[id] => 16858598
[patent_doc_number] => 20210159343
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => THIN FILM TRANSISTOR, ARRAY SUBSTRATE, DISPLAY PANEL AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/642820
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4053
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16642820
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/642820 | Thin film transistor, array substrate, display panel and display device | May 30, 2019 | Issued |
Array
(
[id] => 16966420
[patent_doc_number] => 20210217919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => EXCITONIC DEVICE AND OPERATING METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/058939
[patent_app_country] => US
[patent_app_date] => 2019-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16332
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17058939
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/058939 | EXCITONIC DEVICE AND OPERATING METHODS THEREOF | May 27, 2019 | Pending |
Array
(
[id] => 16835353
[patent_doc_number] => 11011614
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => High electron mobility transistor (HEMT) device and method of forming same
[patent_app_type] => utility
[patent_app_number] => 16/414879
[patent_app_country] => US
[patent_app_date] => 2019-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 6662
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16414879
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/414879 | High electron mobility transistor (HEMT) device and method of forming same | May 16, 2019 | Issued |
Array
(
[id] => 17410376
[patent_doc_number] => 11251276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => LDMOS transistor and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/415001
[patent_app_country] => US
[patent_app_date] => 2019-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3871
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16415001
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/415001 | LDMOS transistor and method for manufacturing the same | May 16, 2019 | Issued |
Array
(
[id] => 16279905
[patent_doc_number] => 10762941
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Spin-orbit torque magnetization rotating element, spin-orbit torque magnetoresistance effect element, and magnetic memory
[patent_app_type] => utility
[patent_app_number] => 16/412541
[patent_app_country] => US
[patent_app_date] => 2019-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 10690
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412541
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412541 | Spin-orbit torque magnetization rotating element, spin-orbit torque magnetoresistance effect element, and magnetic memory | May 14, 2019 | Issued |
Array
(
[id] => 15533129
[patent_doc_number] => 20200058870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-20
[patent_title] => CHALCOGENIDE MATERIAL AND ELECTRONIC DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/412273
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14036
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412273
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412273 | Chalcogenide material and electronic device including the same | May 13, 2019 | Issued |
Array
(
[id] => 16803541
[patent_doc_number] => 10998499
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Chalcogenide material and electronic device including the same
[patent_app_type] => utility
[patent_app_number] => 16/412287
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 13557
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412287
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412287 | Chalcogenide material and electronic device including the same | May 13, 2019 | Issued |
Array
(
[id] => 14843157
[patent_doc_number] => 20190279979
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => FINFET STRUCTURE AND FABRICATING METHOD OF GATE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/412337
[patent_app_country] => US
[patent_app_date] => 2019-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3097
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16412337
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/412337 | FinFET structure and fabricating method of gate structure | May 13, 2019 | Issued |
Array
(
[id] => 19428168
[patent_doc_number] => 12087601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Reducing line edge roughness and mitigating defects by wafer freezing
[patent_app_type] => utility
[patent_app_number] => 16/406657
[patent_app_country] => US
[patent_app_date] => 2019-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2293
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16406657
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/406657 | Reducing line edge roughness and mitigating defects by wafer freezing | May 7, 2019 | Issued |
Array
(
[id] => 16726099
[patent_doc_number] => 20210093246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => SHARP, VERTICALLY ALIGNED NANOWIRE ELECTRODE ARRAYS, HIGH-YIELD FABRICATION AND INTRACELLULAR RECORDING
[patent_app_type] => utility
[patent_app_number] => 17/052055
[patent_app_country] => US
[patent_app_date] => 2019-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17052055
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/052055 | Sharp, vertically aligned nanowire electrode arrays, high-yield fabrication and intracellular recording | May 7, 2019 | Issued |
Array
(
[id] => 16163369
[patent_doc_number] => 20200219917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => RAY DETECTOR ARRAY SUBSTRATE, MANUFACTURING THEREOF, AND RAY DETECTOR
[patent_app_type] => utility
[patent_app_number] => 16/641979
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7164
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16641979
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/641979 | Ray detector array substrate, manufacturing method thereof, and ray detector | Apr 23, 2019 | Issued |
Array
(
[id] => 16394657
[patent_doc_number] => 20200335598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => Semiconductor Device and Method of Manufacture
[patent_app_type] => utility
[patent_app_number] => 16/388200
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6832
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388200 | Semiconductor device and method of manufacture | Apr 17, 2019 | Issued |
Array
(
[id] => 16746431
[patent_doc_number] => 10971432
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Semiconductor device including a through wiring area
[patent_app_type] => utility
[patent_app_number] => 16/388370
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 33
[patent_no_of_words] => 13716
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388370
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388370 | Semiconductor device including a through wiring area | Apr 17, 2019 | Issued |
Array
(
[id] => 16394644
[patent_doc_number] => 20200335585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-22
[patent_title] => INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/388404
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388404
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388404 | Integrated circuit device and manufacturing method thereof | Apr 17, 2019 | Issued |
Array
(
[id] => 16280171
[patent_doc_number] => 10763212
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-09-01
[patent_title] => Semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 16/388314
[patent_app_country] => US
[patent_app_date] => 2019-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4293
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16388314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/388314 | Semiconductor structure | Apr 17, 2019 | Issued |
Array
(
[id] => 16356518
[patent_doc_number] => 10797036
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/378654
[patent_app_country] => US
[patent_app_date] => 2019-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 10528
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 327
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16378654
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/378654 | Semiconductor device | Apr 8, 2019 | Issued |
Array
(
[id] => 14676685
[patent_doc_number] => 20190237457
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/377563
[patent_app_country] => US
[patent_app_date] => 2019-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6049
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 328
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16377563
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/377563 | Semiconductor device | Apr 7, 2019 | Issued |