
Timothy Jay Neal
Examiner (ID: 13110, Phone: (313)446-4878 , Office: P/3779 )
| Most Active Art Unit | 3795 |
| Art Unit(s) | 3731, 3795, 3779 |
| Total Applications | 951 |
| Issued Applications | 652 |
| Pending Applications | 112 |
| Abandoned Applications | 214 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16833599
[patent_doc_number] => 11009849
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-05-18
[patent_title] => Meter hub safety isolation service entrance disconnect switch
[patent_app_type] => utility
[patent_app_number] => 16/292839
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5709
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292839
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292839 | Meter hub safety isolation service entrance disconnect switch | Mar 4, 2019 | Issued |
Array
(
[id] => 16684030
[patent_doc_number] => 10943517
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Shift register, method for driving the same, gate drive circuit and display device
[patent_app_type] => utility
[patent_app_number] => 16/288964
[patent_app_country] => US
[patent_app_date] => 2019-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 9192
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16288964
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/288964 | Shift register, method for driving the same, gate drive circuit and display device | Feb 27, 2019 | Issued |
Array
(
[id] => 17211220
[patent_doc_number] => 11171607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-09
[patent_title] => Source injection mixer
[patent_app_type] => utility
[patent_app_number] => 16/981991
[patent_app_country] => US
[patent_app_date] => 2019-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7859
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16981991
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/981991 | Source injection mixer | Feb 20, 2019 | Issued |
Array
(
[id] => 16545522
[patent_doc_number] => 20200411937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => SYSTEMS AND METHODS FOR COUPLING A SUPERCONDUCTING TRANSMISSION LINE TO AN ARRAY OF RESONATORS
[patent_app_type] => utility
[patent_app_number] => 16/975646
[patent_app_country] => US
[patent_app_date] => 2019-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12220
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16975646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/975646 | Systems and methods for coupling a superconducting transmission line to an array of resonators | Feb 19, 2019 | Issued |
Array
(
[id] => 15377231
[patent_doc_number] => 10530348
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-07
[patent_title] => Shift register utilizing latches controlled by dual non-overlapping clocks
[patent_app_type] => utility
[patent_app_number] => 16/273317
[patent_app_country] => US
[patent_app_date] => 2019-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3054
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16273317
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/273317 | Shift register utilizing latches controlled by dual non-overlapping clocks | Feb 11, 2019 | Issued |
Array
(
[id] => 14900857
[patent_doc_number] => 20190294194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => REFERENCE VOLTAGE GENERATION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/272714
[patent_app_country] => US
[patent_app_date] => 2019-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4073
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16272714
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/272714 | Reference voltage generation circuit | Feb 10, 2019 | Issued |
Array
(
[id] => 16242251
[patent_doc_number] => 20200259485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => Dynamic Time Constant for Quick Decision Level Acquisition
[patent_app_type] => utility
[patent_app_number] => 16/271824
[patent_app_country] => US
[patent_app_date] => 2019-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16271824
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/271824 | Dynamic time constant for quick decision level acquisition | Feb 8, 2019 | Issued |
Array
(
[id] => 15347703
[patent_doc_number] => 20200011743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => SEMICONDUCTOR DEVICE AND POWER CONVERSION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/271412
[patent_app_country] => US
[patent_app_date] => 2019-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2764
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16271412
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/271412 | Semiconductor device and power conversion device | Feb 7, 2019 | Issued |
Array
(
[id] => 16242249
[patent_doc_number] => 20200259483
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-13
[patent_title] => SUPERCONDUCTING CIRCUIT FOR PROCESSING INPUT SIGNALS
[patent_app_type] => utility
[patent_app_number] => 16/269739
[patent_app_country] => US
[patent_app_date] => 2019-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6314
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16269739
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/269739 | Superconducting circuit for processing input signals | Feb 6, 2019 | Issued |
Array
(
[id] => 15520573
[patent_doc_number] => 10566892
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-18
[patent_title] => Power stage overdrive extender for area optimization and operation at low supply voltage
[patent_app_type] => utility
[patent_app_number] => 16/268641
[patent_app_country] => US
[patent_app_date] => 2019-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 2793
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16268641
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/268641 | Power stage overdrive extender for area optimization and operation at low supply voltage | Feb 5, 2019 | Issued |
Array
(
[id] => 17153170
[patent_doc_number] => 11146269
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-12
[patent_title] => Low power cryogenic switch
[patent_app_type] => utility
[patent_app_number] => 16/266244
[patent_app_country] => US
[patent_app_date] => 2019-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 6687
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16266244
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/266244 | Low power cryogenic switch | Feb 3, 2019 | Issued |
Array
(
[id] => 16324784
[patent_doc_number] => 10784764
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-22
[patent_title] => Switched-mode DC/DC converter having a bootstrapped high-side driver
[patent_app_type] => utility
[patent_app_number] => 16/265478
[patent_app_country] => US
[patent_app_date] => 2019-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 4850
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 188
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16265478
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/265478 | Switched-mode DC/DC converter having a bootstrapped high-side driver | Jan 31, 2019 | Issued |
Array
(
[id] => 15371023
[patent_doc_number] => 20200021276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => CONTROL BUFFER CIRCUIT AND RADIO FREQUENCY SWITCH DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/265145
[patent_app_country] => US
[patent_app_date] => 2019-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16265145
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/265145 | Control buffer circuit and radio frequency switch device | Jan 31, 2019 | Issued |
Array
(
[id] => 15819909
[patent_doc_number] => 10635130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Process, voltage and temperature tolerant clock generator
[patent_app_type] => utility
[patent_app_number] => 16/265648
[patent_app_country] => US
[patent_app_date] => 2019-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4716
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16265648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/265648 | Process, voltage and temperature tolerant clock generator | Jan 31, 2019 | Issued |
Array
(
[id] => 14381173
[patent_doc_number] => 20190164499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SCAN DRIVING CIRCUIT, SCAN DRIVER AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/265717
[patent_app_country] => US
[patent_app_date] => 2019-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16265717
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/265717 | Scan driving circuit, scan driver and display device | Jan 31, 2019 | Issued |
Array
(
[id] => 15287425
[patent_doc_number] => 10516388
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-24
[patent_title] => Voltage generator, voltage waveform generator, semiconductor device manufacturing apparatus, voltage waveform generation method, and semiconductor device manufacturing method
[patent_app_type] => utility
[patent_app_number] => 16/263210
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 12101
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16263210
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/263210 | Voltage generator, voltage waveform generator, semiconductor device manufacturing apparatus, voltage waveform generation method, and semiconductor device manufacturing method | Jan 30, 2019 | Issued |
Array
(
[id] => 15171385
[patent_doc_number] => 10491208
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-26
[patent_title] => Semiconductor device including CMOS circuit and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/262738
[patent_app_country] => US
[patent_app_date] => 2019-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 8947
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16262738
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/262738 | Semiconductor device including CMOS circuit and operation method thereof | Jan 29, 2019 | Issued |
Array
(
[id] => 16049073
[patent_doc_number] => 10686427
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-06-16
[patent_title] => Reconfigurable analog filter with offset compensation
[patent_app_type] => utility
[patent_app_number] => 16/262487
[patent_app_country] => US
[patent_app_date] => 2019-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10130
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16262487
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/262487 | Reconfigurable analog filter with offset compensation | Jan 29, 2019 | Issued |
Array
(
[id] => 15489403
[patent_doc_number] => 10560070
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-11
[patent_title] => Filter Circuit with Programmable Gain and Frequency Response
[patent_app_type] => utility
[patent_app_number] => 16/260996
[patent_app_country] => US
[patent_app_date] => 2019-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 6453
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16260996
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/260996 | Filter Circuit with Programmable Gain and Frequency Response | Jan 28, 2019 | Issued |
Array
(
[id] => 15824507
[patent_doc_number] => 10637457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Method and device for controlling a semiconductor switch
[patent_app_type] => utility
[patent_app_number] => 16/259403
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 7
[patent_no_of_words] => 6591
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16259403
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/259403 | Method and device for controlling a semiconductor switch | Jan 27, 2019 | Issued |