Timothy P. Callahan

Array ( [id] => 2737150 [patent_doc_number] => 05039872 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-13 [patent_title] => 'Digitally synthesized audio frequency voltage source' [patent_app_type] => 1 [patent_app_number] => 7/414213 [patent_app_country] => US [patent_app_date] => 1989-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2720 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/039/05039872.pdf [firstpage_image] =>[orig_patent_app_number] => 414213 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2750812 [patent_doc_number] => 05012198 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-30 [patent_title] => 'Digital PLL circuit having reduced lead-in time' [patent_app_type] => 1 [patent_app_number] => 7/413487 [patent_app_country] => US [patent_app_date] => 1989-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2038 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/012/05012198.pdf [firstpage_image] =>[orig_patent_app_number] => 413487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2749435 [patent_doc_number] => 04987321 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-22 [patent_title] => 'Processing circuit for image sensor' [patent_app_type] => 1 [patent_app_number] => 7/412065 [patent_app_country] => US [patent_app_date] => 1989-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3735 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 307 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/987/04987321.pdf [firstpage_image] =>[orig_patent_app_number] => 412065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2760006 [patent_doc_number] => 05043598 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-27 [patent_title] => 'High voltage supply having a voltage stabilizer' [patent_app_type] => 1 [patent_app_number] => 7/407825 [patent_app_country] => US [patent_app_date] => 1989-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 3758 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/043/05043598.pdf [firstpage_image] =>[orig_patent_app_number] => 407825 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2834562 [patent_doc_number] => 05099141 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-24 [patent_title] => 'Clock signal switching circuit' [patent_app_type] => 1 [patent_app_number] => 7/406608 [patent_app_country] => US [patent_app_date] => 1989-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2527 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 323 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/099/05099141.pdf [firstpage_image] =>[orig_patent_app_number] => 406608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2710883 [patent_doc_number] => 05001374 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-19 [patent_title] => 'Digital filter for removing short duration noise' [patent_app_type] => 1 [patent_app_number] => 7/404993 [patent_app_country] => US [patent_app_date] => 1989-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 11 [patent_no_of_words] => 1878 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 461 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/001/05001374.pdf [firstpage_image] =>[orig_patent_app_number] => 404993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2803692 [patent_doc_number] => 05140198 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-18 [patent_title] => 'Image canceling mixer circuit on an integrated circuit chip' [patent_app_type] => 1 [patent_app_number] => 7/400186 [patent_app_country] => US [patent_app_date] => 1989-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2158 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/140/05140198.pdf [firstpage_image] =>[orig_patent_app_number] => 400186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2712105 [patent_doc_number] => 05055717 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-08 [patent_title] => 'Data selector circuit and method of selecting format of data output from plural registers' [patent_app_type] => 1 [patent_app_number] => 7/398339 [patent_app_country] => US [patent_app_date] => 1989-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1474 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/055/05055717.pdf [firstpage_image] =>[orig_patent_app_number] => 398339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2759964 [patent_doc_number] => 05043596 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-27 [patent_title] => 'Clock signal supplying device having a phase compensation circuit' [patent_app_type] => 1 [patent_app_number] => 7/395958 [patent_app_country] => US [patent_app_date] => 1989-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 29 [patent_no_of_words] => 13537 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/043/05043596.pdf [firstpage_image] =>[orig_patent_app_number] => 395958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2827728 [patent_doc_number] => 05095227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-10 [patent_title] => 'MOS transistor temperature detecting circuit' [patent_app_type] => 1 [patent_app_number] => 7/392215 [patent_app_country] => US [patent_app_date] => 1989-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2505 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/095/05095227.pdf [firstpage_image] =>[orig_patent_app_number] => 392215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2825787 [patent_doc_number] => 05173617 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-22 [patent_title] => 'Digital phase lock clock generator without local oscillator' [patent_app_type] => 1 [patent_app_number] => 7/391689 [patent_app_country] => US [patent_app_date] => 1989-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 2008 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/173/05173617.pdf [firstpage_image] =>[orig_patent_app_number] => 391689 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2865109 [patent_doc_number] => 05150068 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-22 [patent_title] => 'Clock signal supply method and system' [patent_app_type] => 1 [patent_app_number] => 7/391782 [patent_app_country] => US [patent_app_date] => 1989-08-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 32 [patent_no_of_words] => 8625 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/150/05150068.pdf [firstpage_image] =>[orig_patent_app_number] => 391782 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2749704 [patent_doc_number] => 05012138 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-04-30 [patent_title] => 'Interface circuit for asychronous data transfer' [patent_app_type] => 1 [patent_app_number] => 7/384637 [patent_app_country] => US [patent_app_date] => 1989-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3047 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/012/05012138.pdf [firstpage_image] =>[orig_patent_app_number] => 384637 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2562614 [patent_doc_number] => 04942365 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-07-17 [patent_title] => 'Synchronous phase and/or frequency detection system' [patent_app_type] => 1 [patent_app_number] => 7/384414 [patent_app_country] => US [patent_app_date] => 1989-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1886 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/942/04942365.pdf [firstpage_image] =>[orig_patent_app_number] => 384414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2738630 [patent_doc_number] => 05039950 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-08-13 [patent_title] => 'Multiple clock synthesizer' [patent_app_type] => 1 [patent_app_number] => 7/382368 [patent_app_country] => US [patent_app_date] => 1989-07-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 2923 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 270 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/039/05039950.pdf [firstpage_image] =>[orig_patent_app_number] => 382368 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2752942 [patent_doc_number] => 05030847 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-09 [patent_title] => 'Pulse-width modulator and driving circuit' [patent_app_type] => 1 [patent_app_number] => 7/381940 [patent_app_country] => US [patent_app_date] => 1989-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 20 [patent_no_of_words] => 6904 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 261 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/030/05030847.pdf [firstpage_image] =>[orig_patent_app_number] => 381940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2593592 [patent_doc_number] => 04970420 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-13 [patent_title] => 'Power field effect transistor drive circuit' [patent_app_type] => 1 [patent_app_number] => 7/379314 [patent_app_country] => US [patent_app_date] => 1989-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1829 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/970/04970420.pdf [firstpage_image] =>[orig_patent_app_number] => 379314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2593343 [patent_doc_number] => 04970407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-13 [patent_title] => 'Asynchronously loadable D-type flip-flop' [patent_app_type] => 1 [patent_app_number] => 7/379684 [patent_app_country] => US [patent_app_date] => 1989-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1347 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 283 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/970/04970407.pdf [firstpage_image] =>[orig_patent_app_number] => 379684 [rel_patent_id] =>[rel_patent_doc_number] =>)