Timothy P. Callahan

Array ( [id] => 2710636 [patent_doc_number] => 05001361 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-19 [patent_title] => 'Master-slave flip-flop circuit' [patent_app_type] => 1 [patent_app_number] => 7/349251 [patent_app_country] => US [patent_app_date] => 1989-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 5604 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/001/05001361.pdf [firstpage_image] =>[orig_patent_app_number] => 349251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2753110 [patent_doc_number] => 05030856 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-09 [patent_title] => 'Receiver and level converter circuit with dual feedback' [patent_app_type] => 1 [patent_app_number] => 7/347542 [patent_app_country] => US [patent_app_date] => 1989-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 5913 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/030/05030856.pdf [firstpage_image] =>[orig_patent_app_number] => 347542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2582947 [patent_doc_number] => 04973860 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-27 [patent_title] => 'Circuit for synchronizing an asynchronous input signal to a high frequency clock' [patent_app_type] => 1 [patent_app_number] => 7/346076 [patent_app_country] => US [patent_app_date] => 1989-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9484 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/973/04973860.pdf [firstpage_image] =>[orig_patent_app_number] => 346076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2493573 [patent_doc_number] => 04868513 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-09-19 [patent_title] => 'Phase-locked loop with redundant reference input' [patent_app_type] => 1 [patent_app_number] => 7/344413 [patent_app_country] => US [patent_app_date] => 1989-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5069 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/868/04868513.pdf [firstpage_image] =>[orig_patent_app_number] => 344413 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2703058 [patent_doc_number] => 04988901 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-01-29 [patent_title] => 'Pulse detecting device for detecting and outputting a pulse signal related to the slower frequency input pulse' [patent_app_type] => 1 [patent_app_number] => 7/338278 [patent_app_country] => US [patent_app_date] => 1989-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 2343 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/988/04988901.pdf [firstpage_image] =>[orig_patent_app_number] => 338278 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2771230 [patent_doc_number] => 05036221 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-30 [patent_title] => 'Circuit for eliminating metastable events associated with a data signal asynchronous to a clock signal' [patent_app_type] => 1 [patent_app_number] => 7/331477 [patent_app_country] => US [patent_app_date] => 1989-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 4003 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/036/05036221.pdf [firstpage_image] =>[orig_patent_app_number] => 331477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2710845 [patent_doc_number] => 05001372 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-19 [patent_title] => 'Circuitry for making a differential output single-ended' [patent_app_type] => 1 [patent_app_number] => 7/328436 [patent_app_country] => US [patent_app_date] => 1989-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1815 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/001/05001372.pdf [firstpage_image] =>[orig_patent_app_number] => 328436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2591365 [patent_doc_number] => 04963764 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-10-16 [patent_title] => 'Low noise current mirror active load circuit' [patent_app_type] => 1 [patent_app_number] => 7/330953 [patent_app_country] => US [patent_app_date] => 1989-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4216 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/963/04963764.pdf [firstpage_image] =>[orig_patent_app_number] => 330953 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2659759 [patent_doc_number] => 04972106 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-11-20 [patent_title] => 'Binary-to-ternary converter for combining two binary signals' [patent_app_type] => 1 [patent_app_number] => 7/326184 [patent_app_country] => US [patent_app_date] => 1989-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3180 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/972/04972106.pdf [firstpage_image] =>[orig_patent_app_number] => 326184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2772489 [patent_doc_number] => 05036289 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-07-30 [patent_title] => 'Method and apparatus for synchronously demodulating detector output of a radiometer' [patent_app_type] => 1 [patent_app_number] => 7/326808 [patent_app_country] => US [patent_app_date] => 1989-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 17 [patent_no_of_words] => 2245 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/036/05036289.pdf [firstpage_image] =>[orig_patent_app_number] => 326808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2666575 [patent_doc_number] => 04947060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-08-07 [patent_title] => 'High speed complimentary output stage utilizing current steering transistors and a single current source' [patent_app_type] => 1 [patent_app_number] => 7/325402 [patent_app_country] => US [patent_app_date] => 1989-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5750 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 465 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/947/04947060.pdf [firstpage_image] =>[orig_patent_app_number] => 325402 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2673389 [patent_doc_number] => 04954728 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-04 [patent_title] => 'Stabilized generator for supplying a threshold voltage to a MOS transistor' [patent_app_type] => 1 [patent_app_number] => 7/318870 [patent_app_country] => US [patent_app_date] => 1989-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1846 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/954/04954728.pdf [firstpage_image] =>[orig_patent_app_number] => 318870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2739625 [patent_doc_number] => 05077488 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-12-31 [patent_title] => 'Digital timing signal generator and voltage regulation circuit' [patent_app_type] => 1 [patent_app_number] => 7/319883 [patent_app_country] => US [patent_app_date] => 1989-03-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6133 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/077/05077488.pdf [firstpage_image] =>[orig_patent_app_number] => 319883 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2602144 [patent_doc_number] => 04922139 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-05-01 [patent_title] => 'Filter circuit for generating a VCO control voltage responsive to the output signals from a frequency/phase discriminator' [patent_app_type] => 1 [patent_app_number] => 7/312263 [patent_app_country] => US [patent_app_date] => 1989-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1518 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 455 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/922/04922139.pdf [firstpage_image] =>[orig_patent_app_number] => 312263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2594910 [patent_doc_number] => 04959618 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1990-09-25 [patent_title] => 'Differential charge pump for a phase locked loop' [patent_app_type] => 1 [patent_app_number] => 7/311216 [patent_app_country] => US [patent_app_date] => 1989-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3574 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 237 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/959/04959618.pdf [firstpage_image] =>[orig_patent_app_number] => 311216 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2763463 [patent_doc_number] => 05059837 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-22 [patent_title] => 'Data dependent variable time delay circuit' [patent_app_type] => 1 [patent_app_number] => 7/309530 [patent_app_country] => US [patent_app_date] => 1989-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4401 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/059/05059837.pdf [firstpage_image] =>[orig_patent_app_number] => 309530 [rel_patent_id] =>[rel_patent_doc_number] =>)