| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2712078
[patent_doc_number] => 04982115
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-01
[patent_title] => 'Digital signal direction detection circuit'
[patent_app_type] => 1
[patent_app_number] => 7/305344
[patent_app_country] => US
[patent_app_date] => 1989-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1965
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/982/04982115.pdf
[firstpage_image] =>[orig_patent_app_number] => 305344
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/305344 | Digital signal direction detection circuit | Feb 1, 1989 | Issued |
| 07/307183 | PROGRAMMABLE LOGIC DEVICE WITH OBSERVABLE INTERNAL STATES | Feb 1, 1989 | Abandoned |
Array
(
[id] => 2641940
[patent_doc_number] => 04910466
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-03-20
[patent_title] => 'Selecting means for selecting a plurality of information'
[patent_app_type] => 1
[patent_app_number] => 7/304878
[patent_app_country] => US
[patent_app_date] => 1989-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 1987
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/910/04910466.pdf
[firstpage_image] =>[orig_patent_app_number] => 304878
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/304878 | Selecting means for selecting a plurality of information | Jan 30, 1989 | Issued |
Array
(
[id] => 2597766
[patent_doc_number] => 04933574
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-12
[patent_title] => 'BiCMOS output driver'
[patent_app_type] => 1
[patent_app_number] => 7/303855
[patent_app_country] => US
[patent_app_date] => 1989-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3341
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/933/04933574.pdf
[firstpage_image] =>[orig_patent_app_number] => 303855
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/303855 | BiCMOS output driver | Jan 29, 1989 | Issued |
Array
(
[id] => 2661734
[patent_doc_number] => 04962328
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-09
[patent_title] => 'Charge amplifier circuit with drift compensation'
[patent_app_type] => 1
[patent_app_number] => 7/301086
[patent_app_country] => US
[patent_app_date] => 1989-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4302
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/962/04962328.pdf
[firstpage_image] =>[orig_patent_app_number] => 301086
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/301086 | Charge amplifier circuit with drift compensation | Jan 24, 1989 | Issued |
| 07/300915 | CMOS OUTPUT DRIVER | Jan 23, 1989 | Abandoned |
Array
(
[id] => 2747871
[patent_doc_number] => 05023476
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-11
[patent_title] => 'Semiconductor device with power supply mode-change controller for reliability testing'
[patent_app_type] => 1
[patent_app_number] => 7/299424
[patent_app_country] => US
[patent_app_date] => 1989-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 4196
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/023/05023476.pdf
[firstpage_image] =>[orig_patent_app_number] => 299424
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/299424 | Semiconductor device with power supply mode-change controller for reliability testing | Jan 22, 1989 | Issued |
Array
(
[id] => 2748152
[patent_doc_number] => 05023491
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-06-11
[patent_title] => 'Filter circuit arrangements with automatic adjustment of cut-off frequencies'
[patent_app_type] => 1
[patent_app_number] => 7/297426
[patent_app_country] => US
[patent_app_date] => 1989-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 2920
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/023/05023491.pdf
[firstpage_image] =>[orig_patent_app_number] => 297426
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/297426 | Filter circuit arrangements with automatic adjustment of cut-off frequencies | Jan 16, 1989 | Issued |
Array
(
[id] => 2601931
[patent_doc_number] => 04922128
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-05-01
[patent_title] => 'Boost clock circuit for driving redundant wordlines and sample wordlines'
[patent_app_type] => 1
[patent_app_number] => 7/296995
[patent_app_country] => US
[patent_app_date] => 1989-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1897
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/922/04922128.pdf
[firstpage_image] =>[orig_patent_app_number] => 296995
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/296995 | Boost clock circuit for driving redundant wordlines and sample wordlines | Jan 12, 1989 | Issued |
Array
(
[id] => 2712006
[patent_doc_number] => 04982111
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-01
[patent_title] => 'High speed latching circuit with level shift output circuits'
[patent_app_type] => 1
[patent_app_number] => 7/294707
[patent_app_country] => US
[patent_app_date] => 1989-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 2649
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 361
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/982/04982111.pdf
[firstpage_image] =>[orig_patent_app_number] => 294707
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/294707 | High speed latching circuit with level shift output circuits | Jan 8, 1989 | Issued |
Array
(
[id] => 2567453
[patent_doc_number] => 04849663
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-18
[patent_title] => 'Switchable smoothing network'
[patent_app_type] => 1
[patent_app_number] => 7/294964
[patent_app_country] => US
[patent_app_date] => 1989-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1912
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 392
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/849/04849663.pdf
[firstpage_image] =>[orig_patent_app_number] => 294964
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/294964 | Switchable smoothing network | Jan 5, 1989 | Issued |
Array
(
[id] => 2590078
[patent_doc_number] => 04891536
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-02
[patent_title] => 'Solid state switch'
[patent_app_type] => 1
[patent_app_number] => 7/290221
[patent_app_country] => US
[patent_app_date] => 1988-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 1747
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/891/04891536.pdf
[firstpage_image] =>[orig_patent_app_number] => 290221
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/290221 | Solid state switch | Dec 26, 1988 | Issued |
| 07/290311 | VARIABLE PULSE GENERATOR | Dec 26, 1988 | Abandoned |
| 07/287720 | METHOD AND APPARATUS FOR HIGH SPEED PHASE DETECTION | Dec 20, 1988 | Abandoned |
| 07/287967 | BICMOS POSITIVE SUPPLY VOLTAGE REFERENCE | Dec 20, 1988 | Abandoned |
Array
(
[id] => 2630816
[patent_doc_number] => 04967100
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-10-30
[patent_title] => 'Capacitive load driving apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/286861
[patent_app_country] => US
[patent_app_date] => 1988-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5756
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/967/04967100.pdf
[firstpage_image] =>[orig_patent_app_number] => 286861
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/286861 | Capacitive load driving apparatus | Dec 19, 1988 | Issued |
Array
(
[id] => 2630341
[patent_doc_number] => 04920320
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-04-24
[patent_title] => 'Phase locked loop with optimally controlled bandwidth'
[patent_app_type] => 1
[patent_app_number] => 7/285997
[patent_app_country] => US
[patent_app_date] => 1988-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4329
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/920/04920320.pdf
[firstpage_image] =>[orig_patent_app_number] => 285997
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/285997 | Phase locked loop with optimally controlled bandwidth | Dec 18, 1988 | Issued |
Array
(
[id] => 2841988
[patent_doc_number] => 05121069
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-09
[patent_title] => 'Low frequency sinewave generator'
[patent_app_type] => 1
[patent_app_number] => 7/285463
[patent_app_country] => US
[patent_app_date] => 1988-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 3031
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/121/05121069.pdf
[firstpage_image] =>[orig_patent_app_number] => 285463
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/285463 | Low frequency sinewave generator | Dec 15, 1988 | Issued |
Array
(
[id] => 2639967
[patent_doc_number] => 04899069
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-06
[patent_title] => 'Integrated active low-pass filter of the first order'
[patent_app_type] => 1
[patent_app_number] => 7/285204
[patent_app_country] => US
[patent_app_date] => 1988-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 1377
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/899/04899069.pdf
[firstpage_image] =>[orig_patent_app_number] => 285204
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/285204 | Integrated active low-pass filter of the first order | Dec 15, 1988 | Issued |
Array
(
[id] => 2774947
[patent_doc_number] => 04985642
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-01-15
[patent_title] => 'High-frequency circuit having a loaded field-effect transistor'
[patent_app_type] => 1
[patent_app_number] => 7/284205
[patent_app_country] => US
[patent_app_date] => 1988-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4064
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/985/04985642.pdf
[firstpage_image] =>[orig_patent_app_number] => 284205
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/284205 | High-frequency circuit having a loaded field-effect transistor | Dec 13, 1988 | Issued |