| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2673462
[patent_doc_number] => 04954732
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-09-04
[patent_title] => 'Adaptive nonlinear frequency domain filter with low phase loss'
[patent_app_type] => 1
[patent_app_number] => 7/225276
[patent_app_country] => US
[patent_app_date] => 1988-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 5642
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/954/04954732.pdf
[firstpage_image] =>[orig_patent_app_number] => 225276
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/225276 | Adaptive nonlinear frequency domain filter with low phase loss | Jul 27, 1988 | Issued |
Array
(
[id] => 2515352
[patent_doc_number] => 04841172
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-06-20
[patent_title] => 'Bipolar-MOS logic circuit with high speed operation'
[patent_app_type] => 1
[patent_app_number] => 7/225495
[patent_app_country] => US
[patent_app_date] => 1988-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3519
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/841/04841172.pdf
[firstpage_image] =>[orig_patent_app_number] => 225495
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/225495 | Bipolar-MOS logic circuit with high speed operation | Jul 27, 1988 | Issued |
Array
(
[id] => 2478147
[patent_doc_number] => 04887042
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-12-12
[patent_title] => 'High speed multi-channel phase detector'
[patent_app_type] => 1
[patent_app_number] => 7/222700
[patent_app_country] => US
[patent_app_date] => 1988-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2804
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/887/04887042.pdf
[firstpage_image] =>[orig_patent_app_number] => 222700
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/222700 | High speed multi-channel phase detector | Jul 21, 1988 | Issued |
| 07/220929 | DIGITAL TIMING SIGNAL GENERATOR AND VOLTAGE REGULATION CIRCUIT | Jul 14, 1988 | Abandoned |
| 07/212396 | DIGITAL PHASE LOCK CLOCK GENERATOR WITHOUT LOCAL OSCILLATOR | Jun 26, 1988 | Abandoned |
| 07/209648 | OUTPUT DRIVER FOR REDUCING T5RANSIENT NOISE IN INTEGRATED CIRCUITS | Jun 20, 1988 | Abandoned |
| 07/208761 | HIGH VOLTAGE SYSTEM USING FIELD EFFECT TRANSISTORS | Jun 19, 1988 | Abandoned |
Array
(
[id] => 2567419
[patent_doc_number] => 04849661
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-18
[patent_title] => 'CMOS input buffer with switched capacitor reference voltage generator'
[patent_app_type] => 1
[patent_app_number] => 7/207670
[patent_app_country] => US
[patent_app_date] => 1988-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 6998
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/849/04849661.pdf
[firstpage_image] =>[orig_patent_app_number] => 207670
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/207670 | CMOS input buffer with switched capacitor reference voltage generator | Jun 15, 1988 | Issued |
| 07/206037 | CAPACITIVE LOAD DRIVE CIRCUIT | Jun 12, 1988 | Abandoned |
| 07/198754 | ASYNCHRONOUSLY LOADABLE D-TYPE FLIP-FLOP | Jun 8, 1988 | Abandoned |
Array
(
[id] => 2482749
[patent_doc_number] => 04876462
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-24
[patent_title] => 'Control circuit for multipurpose input terminal'
[patent_app_type] => 1
[patent_app_number] => 7/200103
[patent_app_country] => US
[patent_app_date] => 1988-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4098
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 244
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/876/04876462.pdf
[firstpage_image] =>[orig_patent_app_number] => 200103
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/200103 | Control circuit for multipurpose input terminal | May 30, 1988 | Issued |
Array
(
[id] => 2527334
[patent_doc_number] => 04877977
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-31
[patent_title] => 'ECL circuit having an improved emitter follower output circuit'
[patent_app_type] => 1
[patent_app_number] => 7/199637
[patent_app_country] => US
[patent_app_date] => 1988-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 4022
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/877/04877977.pdf
[firstpage_image] =>[orig_patent_app_number] => 199637
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/199637 | ECL circuit having an improved emitter follower output circuit | May 26, 1988 | Issued |
| 07/198273 | BICMOS TTL OUTPUT DRIVER CIRCUIT | May 24, 1988 | Abandoned |
Array
(
[id] => 2620952
[patent_doc_number] => 04943779
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-24
[patent_title] => 'Digital sweep generator'
[patent_app_type] => 1
[patent_app_number] => 7/195790
[patent_app_country] => US
[patent_app_date] => 1988-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5656
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/943/04943779.pdf
[firstpage_image] =>[orig_patent_app_number] => 195790
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/195790 | Digital sweep generator | May 18, 1988 | Issued |
| 07/194778 | PROGRAMMABLE SEQUENCE GENERATOR | May 16, 1988 | Abandoned |
Array
(
[id] => 2559102
[patent_doc_number] => 04897560
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-01-30
[patent_title] => 'Semiconductor integrated circuit with reduced power consumption'
[patent_app_type] => 1
[patent_app_number] => 7/190745
[patent_app_country] => US
[patent_app_date] => 1988-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3462
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/897/04897560.pdf
[firstpage_image] =>[orig_patent_app_number] => 190745
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/190745 | Semiconductor integrated circuit with reduced power consumption | May 4, 1988 | Issued |
Array
(
[id] => 2646502
[patent_doc_number] => 04939387
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-07-03
[patent_title] => 'Impulse waveform drive apparatus for surface acoustic wave chirp system'
[patent_app_type] => 1
[patent_app_number] => 7/190658
[patent_app_country] => US
[patent_app_date] => 1988-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 5
[patent_no_of_words] => 1530
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/939/04939387.pdf
[firstpage_image] =>[orig_patent_app_number] => 190658
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/190658 | Impulse waveform drive apparatus for surface acoustic wave chirp system | May 4, 1988 | Issued |
Array
(
[id] => 2684597
[patent_doc_number] => 05004937
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-04-02
[patent_title] => 'Circuit configuration for accelerated charge reversal of the voltage level of a bus line of an integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 7/186374
[patent_app_country] => US
[patent_app_date] => 1988-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2538
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/004/05004937.pdf
[firstpage_image] =>[orig_patent_app_number] => 186374
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/186374 | Circuit configuration for accelerated charge reversal of the voltage level of a bus line of an integrated circuit | Apr 25, 1988 | Issued |
Array
(
[id] => 2680180
[patent_doc_number] => 04905314
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-27
[patent_title] => 'Semiconductor integrated circuit device having an object circuit to which output voltages of the sub- and main booster circuits are applied'
[patent_app_type] => 1
[patent_app_number] => 7/184580
[patent_app_country] => US
[patent_app_date] => 1988-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3469
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/905/04905314.pdf
[firstpage_image] =>[orig_patent_app_number] => 184580
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/184580 | Semiconductor integrated circuit device having an object circuit to which output voltages of the sub- and main booster circuits are applied | Apr 20, 1988 | Issued |
Array
(
[id] => 2519342
[patent_doc_number] => 04851783
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-07-25
[patent_title] => 'Method of and apparatus for digitally setting a control frequency'
[patent_app_type] => 1
[patent_app_number] => 7/181974
[patent_app_country] => US
[patent_app_date] => 1988-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3992
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/851/04851783.pdf
[firstpage_image] =>[orig_patent_app_number] => 181974
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/181974 | Method of and apparatus for digitally setting a control frequency | Apr 14, 1988 | Issued |