Timothy P. Callahan

Array ( [id] => 2899869 [patent_doc_number] => 05241226 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-31 [patent_title] => 'Circuit for suppressing the noise produced by switching between two voltage sources' [patent_app_type] => 1 [patent_app_number] => 7/805494 [patent_app_country] => US [patent_app_date] => 1991-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2201 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/241/05241226.pdf [firstpage_image] =>[orig_patent_app_number] => 805494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2938498 [patent_doc_number] => 05220220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-15 [patent_title] => 'Noise suppression system' [patent_app_type] => 1 [patent_app_number] => 7/803800 [patent_app_country] => US [patent_app_date] => 1991-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2915 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/220/05220220.pdf [firstpage_image] =>[orig_patent_app_number] => 803800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3038700 [patent_doc_number] => 05329188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-12 [patent_title] => 'Clock pulse measuring and deskewing system and process' [patent_app_type] => 1 [patent_app_number] => 7/803926 [patent_app_country] => US [patent_app_date] => 1991-12-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5375 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/329/05329188.pdf [firstpage_image] =>[orig_patent_app_number] => 803926 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2923454 [patent_doc_number] => 05206549 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-04-27 [patent_title] => 'Frequency discriminating circuit' [patent_app_type] => 1 [patent_app_number] => 7/802409 [patent_app_country] => US [patent_app_date] => 1991-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 8 [patent_no_of_words] => 1365 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/206/05206549.pdf [firstpage_image] =>[orig_patent_app_number] => 802409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2925200 [patent_doc_number] => 05192917 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Circuit and method for detecting an amplitude and offset deviation of two sinusoidal signals' [patent_app_type] => 1 [patent_app_number] => 7/801938 [patent_app_country] => US [patent_app_date] => 1991-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 17 [patent_no_of_words] => 2796 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 443 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/192/05192917.pdf [firstpage_image] =>[orig_patent_app_number] => 801938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2898000 [patent_doc_number] => 05177382 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-05 [patent_title] => 'Active filter circuit' [patent_app_type] => 1 [patent_app_number] => 7/798215 [patent_app_country] => US [patent_app_date] => 1991-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2322 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 309 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/177/05177382.pdf [firstpage_image] =>[orig_patent_app_number] => 798215 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2951060 [patent_doc_number] => 05180933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-19 [patent_title] => 'Programmable digital out-of-lock detector' [patent_app_type] => 1 [patent_app_number] => 7/798470 [patent_app_country] => US [patent_app_date] => 1991-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4874 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/180/05180933.pdf [firstpage_image] =>[orig_patent_app_number] => 798470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2926540 [patent_doc_number] => 05200649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-04-06 [patent_title] => 'Flip-flop circuit with decreased time required from take in of data input to setting of data output' [patent_app_type] => 1 [patent_app_number] => 7/796640 [patent_app_country] => US [patent_app_date] => 1991-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1944 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/200/05200649.pdf [firstpage_image] =>[orig_patent_app_number] => 796640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3014853 [patent_doc_number] => 05276358 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-04 [patent_title] => 'Circuitry and method for controlling voltage in an electronic circuit' [patent_app_type] => 1 [patent_app_number] => 7/787853 [patent_app_country] => US [patent_app_date] => 1991-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 7342 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/276/05276358.pdf [firstpage_image] =>[orig_patent_app_number] => 787853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2925218 [patent_doc_number] => 05192918 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Interference canceller using tap-weight adaptive filter' [patent_app_type] => 1 [patent_app_number] => 7/786519 [patent_app_country] => US [patent_app_date] => 1991-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2616 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/192/05192918.pdf [firstpage_image] =>[orig_patent_app_number] => 786519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2933203 [patent_doc_number] => 05187445 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-16 [patent_title] => 'Tuning circuit for continuous-time filters and method therefor' [patent_app_type] => 1 [patent_app_number] => 7/783608 [patent_app_country] => US [patent_app_date] => 1991-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4703 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/187/05187445.pdf [firstpage_image] =>[orig_patent_app_number] => 783608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3098057 [patent_doc_number] => 05278719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-11 [patent_title] => 'Variable delay remote VCR playback controller' [patent_app_type] => 1 [patent_app_number] => 7/782516 [patent_app_country] => US [patent_app_date] => 1991-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3229 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/278/05278719.pdf [firstpage_image] =>[orig_patent_app_number] => 782516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2979513 [patent_doc_number] => 05182521 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-26 [patent_title] => 'Time-multiplexed switched capacitor circuit having reduced capacitance' [patent_app_type] => 1 [patent_app_number] => 7/782920 [patent_app_country] => US [patent_app_date] => 1991-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4808 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 413 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/182/05182521.pdf [firstpage_image] =>[orig_patent_app_number] => 782920 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2983075 [patent_doc_number] => 05252864 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-10-12 [patent_title] => 'Normalization circuit for a measuring device' [patent_app_type] => 1 [patent_app_number] => 7/777990 [patent_app_country] => US [patent_app_date] => 1991-10-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3130 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/252/05252864.pdf [firstpage_image] =>[orig_patent_app_number] => 777990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2978721 [patent_doc_number] => 05182478 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-26 [patent_title] => 'Variable band-pass filter circuit' [patent_app_type] => 1 [patent_app_number] => 7/767783 [patent_app_country] => US [patent_app_date] => 1991-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3425 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/182/05182478.pdf [firstpage_image] =>[orig_patent_app_number] => 767783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3074801 [patent_doc_number] => 05311379 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-05-10 [patent_title] => 'Method and system for positioning head on target cylinder of disk' [patent_app_type] => 1 [patent_app_number] => 7/766399 [patent_app_country] => US [patent_app_date] => 1991-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 4957 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/311/05311379.pdf [firstpage_image] =>[orig_patent_app_number] => 766399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2936641 [patent_doc_number] => 05233245 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-03 [patent_title] => 'Rate controlled noise filter' [patent_app_type] => 1 [patent_app_number] => 7/763783 [patent_app_country] => US [patent_app_date] => 1991-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2550 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/233/05233245.pdf [firstpage_image] =>[orig_patent_app_number] => 763783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2829414 [patent_doc_number] => 05170130 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-08 [patent_title] => 'Phase lock loop circuit with a subsidiary loop filter' [patent_app_type] => 1 [patent_app_number] => 7/762903 [patent_app_country] => US [patent_app_date] => 1991-09-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3873 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 340 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/170/05170130.pdf [firstpage_image] =>[orig_patent_app_number] => 762903 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2942483 [patent_doc_number] => 05260608 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-11-09 [patent_title] => 'Phase-locked loop and resulting frequency multiplier' [patent_app_type] => 1 [patent_app_number] => 7/762018 [patent_app_country] => US [patent_app_date] => 1991-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3857 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/260/05260608.pdf [firstpage_image] =>[orig_patent_app_number] => 762018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2912273 [patent_doc_number] => 05216302 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-01 [patent_title] => 'Reference delay generator and electronic device using the same' [patent_app_type] => 1 [patent_app_number] => 7/761458 [patent_app_country] => US [patent_app_date] => 1991-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 26 [patent_no_of_words] => 7099 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/216/05216302.pdf [firstpage_image] =>[orig_patent_app_number] => 761458 [rel_patent_id] =>[rel_patent_doc_number] =>)