Timothy P. Callahan

Array ( [id] => 2980976 [patent_doc_number] => 05208545 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-05-04 [patent_title] => 'Apparatus and method for eliminating phase skew in a multi-channel data acquisition system' [patent_app_type] => 1 [patent_app_number] => 7/676099 [patent_app_country] => US [patent_app_date] => 1991-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1992 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/208/05208545.pdf [firstpage_image] =>[orig_patent_app_number] => 676099 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2810005 [patent_doc_number] => 05148111 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-15 [patent_title] => 'Electromagnetic pulse simulator' [patent_app_type] => 1 [patent_app_number] => 7/674265 [patent_app_country] => US [patent_app_date] => 1991-03-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2271 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/148/05148111.pdf [firstpage_image] =>[orig_patent_app_number] => 674265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3074765 [patent_doc_number] => 05353174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-04 [patent_title] => 'Motor speed sensing system for magnetic disk apparatus or the like' [patent_app_type] => 1 [patent_app_number] => 7/668773 [patent_app_country] => US [patent_app_date] => 1991-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 3751 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/353/05353174.pdf [firstpage_image] =>[orig_patent_app_number] => 668773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3099449 [patent_doc_number] => 05278788 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-11 [patent_title] => 'Semiconductor memory device having improved controlling function for data buses' [patent_app_type] => 1 [patent_app_number] => 7/665865 [patent_app_country] => US [patent_app_date] => 1991-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 4068 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/278/05278788.pdf [firstpage_image] =>[orig_patent_app_number] => 665865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2792957 [patent_doc_number] => 05101117 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-31 [patent_title] => 'Variable delay line phase-locked loop circuit synchronization system' [patent_app_type] => 1 [patent_app_number] => 7/659526 [patent_app_country] => US [patent_app_date] => 1991-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2610 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 264 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/101/05101117.pdf [firstpage_image] =>[orig_patent_app_number] => 659526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2911627 [patent_doc_number] => 05218570 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-08 [patent_title] => 'Sense circuit for reading data stored in nonvolatile memory cells' [patent_app_type] => 1 [patent_app_number] => 7/657083 [patent_app_country] => US [patent_app_date] => 1991-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3383 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 356 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/218/05218570.pdf [firstpage_image] =>[orig_patent_app_number] => 657083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2728099 [patent_doc_number] => 05057706 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'One-shot pulse generator' [patent_app_type] => 1 [patent_app_number] => 7/656776 [patent_app_country] => US [patent_app_date] => 1991-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3700 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 323 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/057/05057706.pdf [firstpage_image] =>[orig_patent_app_number] => 656776 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2786411 [patent_doc_number] => 05087840 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-02-11 [patent_title] => 'Integrated output buffer logic circuit with a memory circuit' [patent_app_type] => 1 [patent_app_number] => 7/657334 [patent_app_country] => US [patent_app_date] => 1991-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 5263 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 226 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/087/05087840.pdf [firstpage_image] =>[orig_patent_app_number] => 657334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3059994 [patent_doc_number] => 05305271 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-04-19 [patent_title] => 'Circuit for controlling an output of a semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 7/650604 [patent_app_country] => US [patent_app_date] => 1991-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3094 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 204 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/305/05305271.pdf [firstpage_image] =>[orig_patent_app_number] => 650604 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2728297 [patent_doc_number] => 05057717 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Logarithmic amplifier circuit' [patent_app_type] => 1 [patent_app_number] => 7/647829 [patent_app_country] => US [patent_app_date] => 1991-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2852 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/057/05057717.pdf [firstpage_image] =>[orig_patent_app_number] => 647829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2793163 [patent_doc_number] => 05101127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-31 [patent_title] => 'Digital integrated frequency discriminator of external clock and internally generated signal backup' [patent_app_type] => 1 [patent_app_number] => 7/649204 [patent_app_country] => US [patent_app_date] => 1991-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4518 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/101/05101127.pdf [firstpage_image] =>[orig_patent_app_number] => 649204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2810453 [patent_doc_number] => 05157277 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-20 [patent_title] => 'Clock buffer with adjustable delay and fixed duty cycle output' [patent_app_type] => 1 [patent_app_number] => 7/635721 [patent_app_country] => US [patent_app_date] => 1990-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5531 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/157/05157277.pdf [firstpage_image] =>[orig_patent_app_number] => 635721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2908568 [patent_doc_number] => 05248905 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-09-28 [patent_title] => 'High speed, master/slave latch transceiver having a directly-driven slave stage' [patent_app_type] => 1 [patent_app_number] => 7/635734 [patent_app_country] => US [patent_app_date] => 1990-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 21 [patent_no_of_words] => 1856 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 258 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/248/05248905.pdf [firstpage_image] =>[orig_patent_app_number] => 635734 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3108427 [patent_doc_number] => 05435440 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-25 [patent_title] => 'Hinge lid pack, especially for cigarettes, with structural locking device' [patent_app_type] => 1 [patent_app_number] => 7/629882 [patent_app_country] => US [patent_app_date] => 1990-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 2205 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/435/05435440.pdf [firstpage_image] =>[orig_patent_app_number] => 629882 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2897876 [patent_doc_number] => 05177375 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-01-05 [patent_title] => 'Power on reset circuit for semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 7/628696 [patent_app_country] => US [patent_app_date] => 1990-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 9420 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/177/05177375.pdf [firstpage_image] =>[orig_patent_app_number] => 628696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2886306 [patent_doc_number] => 05109165 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-04-28 [patent_title] => 'Failsafe feedback control system' [patent_app_type] => 1 [patent_app_number] => 7/625450 [patent_app_country] => US [patent_app_date] => 1990-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5357 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 345 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/109/05109165.pdf [firstpage_image] =>[orig_patent_app_number] => 625450 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2718670 [patent_doc_number] => 05053649 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-01 [patent_title] => 'Method and apparatus for high speed phase detection' [patent_app_type] => 1 [patent_app_number] => 7/625634 [patent_app_country] => US [patent_app_date] => 1990-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3435 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 18 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/053/05053649.pdf [firstpage_image] =>[orig_patent_app_number] => 625634 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2865269 [patent_doc_number] => 05083050 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-01-21 [patent_title] => 'Modified cascode mixer circuit' [patent_app_type] => 1 [patent_app_number] => 7/620035 [patent_app_country] => US [patent_app_date] => 1990-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1477 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/083/05083050.pdf [firstpage_image] =>[orig_patent_app_number] => 620035 [rel_patent_id] =>[rel_patent_doc_number] =>)