Titus Wong

Array ( [id] => 20152227 [patent_doc_number] => 20250252065 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-07 [patent_title] => MULTIPROCESSOR SYSTEM WITH IMPROVED SECONDARY INTERCONNECTION NETWORK [patent_app_type] => utility [patent_app_number] => 19/189391 [patent_app_country] => US [patent_app_date] => 2025-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2469 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19189391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20570695 [patent_doc_number] => 20260064620 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-05 [patent_title] => INTERCONNECT REPAIR SYSTEMS AND METHODS FOR INTEGRATED CIRCUITS [patent_app_type] => utility [patent_app_number] => 19/189597 [patent_app_country] => US [patent_app_date] => 2025-04-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1177 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19189597 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20055054 [patent_doc_number] => 20250193276 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => LOAD BALANCED NETWORK FILE ACCESSES [patent_app_type] => utility [patent_app_number] => 19/059586 [patent_app_country] => US [patent_app_date] => 2025-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 940 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19059586 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20017885 [patent_doc_number] => 20250156107 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-15 [patent_title] => PERFORMANCE MONITORING FOR A MEMORY SYSTEM [patent_app_type] => utility [patent_app_number] => 19/025860 [patent_app_country] => US [patent_app_date] => 2025-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8702 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19025860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20152231 [patent_doc_number] => 20250252069 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-07 [patent_title] => MULTI-PROCESSING UNIT DATA MOVEMENT TECHNIQUES [patent_app_type] => utility [patent_app_number] => 19/014068 [patent_app_country] => US [patent_app_date] => 2025-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3666 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19014068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20009690 [patent_doc_number] => 20250147912 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-08 [patent_title] => ELECTRONIC DEVICE, FAST CHARGING METHOD, APPARATUS, SYSTEM, AND READABLE STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 19/014206 [patent_app_country] => US [patent_app_date] => 2025-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11882 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19014206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20812187 [patent_doc_number] => 20260187013 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-07-02 [patent_title] => PROTOCOL ENHANCEMENTS FOR LOW LATENCY APPLICATIONS [patent_app_type] => utility [patent_app_number] => 19/006047 [patent_app_country] => US [patent_app_date] => 2024-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2351 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19006047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20123362 [patent_doc_number] => 20250238393 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => RESPONDER SUBSCRIBER STATION FOR A SERIAL BUS SYSTEM, COMMANDER SUBSCRIBER STATION FOR THE SERIAL BUS SYSTEM, AND METHOD FOR COMMUNICATION IN A SERIAL BUS SYSTEM [patent_app_type] => utility [patent_app_number] => 18/985172 [patent_app_country] => US [patent_app_date] => 2024-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7995 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18985172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20070804 [patent_doc_number] => 20250209026 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-26 [patent_title] => MEMORY DEVICE PERFORMING IN-MEMORY COMPUTING [patent_app_type] => utility [patent_app_number] => 18/976477 [patent_app_country] => US [patent_app_date] => 2024-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18976477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19849021 [patent_doc_number] => 20250094372 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => COMPUTING SYSTEM FOR DETERMINING RESOURCE TO PERFORM OPERATION ON DATA AND OPERATING METHOD THEREOF [patent_app_type] => utility [patent_app_number] => 18/963498 [patent_app_country] => US [patent_app_date] => 2024-11-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5440 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18963498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20388226 [patent_doc_number] => 12487952 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-02 [patent_title] => Method and system for shifting data within memory [patent_app_type] => utility [patent_app_number] => 18/936668 [patent_app_country] => US [patent_app_date] => 2024-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7247 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18936668 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20000803 [patent_doc_number] => 20250139025 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => REMOTE COMPUTING APPARATUS AND DATA STORAGE SYSTEM COMPRISING THE SAME [patent_app_type] => utility [patent_app_number] => 18/931916 [patent_app_country] => US [patent_app_date] => 2024-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1126 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18931916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20000814 [patent_doc_number] => 20250139036 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => DAISY CHAIN COMMUNICATION SYSTEM AND METHOD, BATTERY MANAGEMENT SYSTEM [patent_app_type] => utility [patent_app_number] => 18/930797 [patent_app_country] => US [patent_app_date] => 2024-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3460 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18930797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19686109 [patent_doc_number] => 20250004654 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-02 [patent_title] => Transitioning Between Using Write Commands And Read Commands For Data Transfer Between Distributed Storage Systems [patent_app_type] => utility [patent_app_number] => 18/828855 [patent_app_country] => US [patent_app_date] => 2024-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 40516 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18828855 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19802652 [patent_doc_number] => 20250068577 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-27 [patent_title] => SWITCH, MEMORY SHARING METHOD, SYSTEM, COMPUTING DEVICE, AND STORAGE MEDIUM [patent_app_type] => utility [patent_app_number] => 18/812672 [patent_app_country] => US [patent_app_date] => 2024-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8011 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18812672 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19985756 [patent_doc_number] => 20250123978 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-17 [patent_title] => INFORMATION PROCESSING DEVICE, COMPUTER-READABLE RECORDING MEDIUM STORING PROGRAM, AND CONTROL METHOD [patent_app_type] => utility [patent_app_number] => 18/808739 [patent_app_country] => US [patent_app_date] => 2024-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8974 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18808739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20513361 [patent_doc_number] => 20260037462 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => PROCESSING DATA USING ACCELERATORS WITH MULTI-FRAME SUPPORT [patent_app_type] => utility [patent_app_number] => 18/789941 [patent_app_country] => US [patent_app_date] => 2024-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 50695 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20513360 [patent_doc_number] => 20260037461 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-02-05 [patent_title] => SYSTEMS AND METHODS FOR PROCESSING DATA BASED AT LEAST ON RANDOM REGIONS IN A FRAME [patent_app_type] => utility [patent_app_number] => 18/789928 [patent_app_country] => US [patent_app_date] => 2024-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 50687 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789928 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20494248 [patent_doc_number] => 12536118 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-01-27 [patent_title] => Tiled in-memory computing architecture [patent_app_type] => utility [patent_app_number] => 18/789480 [patent_app_country] => US [patent_app_date] => 2024-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 11417 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18789480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20883621 [patent_doc_number] => 12699664 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2026-08-04 [patent_title] => Network communication apparatus with multiple host bus interfaces [patent_app_type] => utility [patent_app_number] => 18/776541 [patent_app_country] => US [patent_app_date] => 2024-07-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 0 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18776541 [rel_patent_id] =>[rel_patent_doc_number] =>)