
Titus Wong
Examiner (ID: 19525)
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2181, 2185, 2184 |
| Total Applications | 695 |
| Issued Applications | 511 |
| Pending Applications | 51 |
| Abandoned Applications | 146 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10824498
[patent_doc_number] => 20160170665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-16
[patent_title] => 'SCHEDULING TRANSFER OF DATA'
[patent_app_type] => utility
[patent_app_number] => 15/016907
[patent_app_country] => US
[patent_app_date] => 2016-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11061
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15016907
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/016907 | Scheduling transfer of data | Feb 4, 2016 | Issued |
Array
(
[id] => 11020141
[patent_doc_number] => 20160217094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'INPUT/OUTPUT CONTROL DEVICE, INPUT/OUTPUT CONTROL SYSTEM, AND INPUT/OUTPUT CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/996357
[patent_app_country] => US
[patent_app_date] => 2016-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 6056
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14996357
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/996357 | Input/output control device, input/output control system, and input/output control method for conversion of logical address of instruction into local address of device specified in instruction | Jan 14, 2016 | Issued |
Array
(
[id] => 14203017
[patent_doc_number] => 10268625
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-23
[patent_title] => Signal path verification device
[patent_app_type] => utility
[patent_app_number] => 14/996281
[patent_app_country] => US
[patent_app_date] => 2016-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5060
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14996281
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/996281 | Signal path verification device | Jan 14, 2016 | Issued |
Array
(
[id] => 13143867
[patent_doc_number] => 10089268
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Network subscriber
[patent_app_type] => utility
[patent_app_number] => 14/996798
[patent_app_country] => US
[patent_app_date] => 2016-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5168
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14996798
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/996798 | Network subscriber | Jan 14, 2016 | Issued |
Array
(
[id] => 11042268
[patent_doc_number] => 20160239224
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-18
[patent_title] => 'METHOD AND SYSTEM FOR TRANSFERRING DATA OVER A PLURALITY OF CONTROL LINES'
[patent_app_type] => utility
[patent_app_number] => 14/992039
[patent_app_country] => US
[patent_app_date] => 2016-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5674
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14992039
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/992039 | METHOD AND SYSTEM FOR TRANSFERRING DATA OVER A PLURALITY OF CONTROL LINES | Jan 10, 2016 | Abandoned |
Array
(
[id] => 11745756
[patent_doc_number] => 20170199829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'Universal Serial Bus Cable With Active Signal Conditioning Circuitry'
[patent_app_type] => utility
[patent_app_number] => 14/990237
[patent_app_country] => US
[patent_app_date] => 2016-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2276
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14990237
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/990237 | Universal Serial Bus Cable With Active Signal Conditioning Circuitry | Jan 6, 2016 | Abandoned |
Array
(
[id] => 10788500
[patent_doc_number] => 20160134656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'Communication Device Ingress Information Management System And Method'
[patent_app_type] => utility
[patent_app_number] => 14/988614
[patent_app_country] => US
[patent_app_date] => 2016-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3525
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14988614
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/988614 | Communication Device Ingress Information Management System And Method | Jan 4, 2016 | Abandoned |
Array
(
[id] => 11925081
[patent_doc_number] => 09792665
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-17
[patent_title] => 'Real time visual feedback during move, resize and/or rotate actions in an electronic document'
[patent_app_type] => utility
[patent_app_number] => 14/980810
[patent_app_country] => US
[patent_app_date] => 2015-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8548
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14980810
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/980810 | Real time visual feedback during move, resize and/or rotate actions in an electronic document | Dec 27, 2015 | Issued |
Array
(
[id] => 13449251
[patent_doc_number] => 20180276168
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-27
[patent_title] => COMPUTING DEVICES WITH MOVABLE INPUT/OUTPUT CONNECTORS
[patent_app_type] => utility
[patent_app_number] => 15/762035
[patent_app_country] => US
[patent_app_date] => 2015-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15762035
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/762035 | Computing devices with movable input/output connectors | Dec 10, 2015 | Issued |
Array
(
[id] => 13403707
[patent_doc_number] => 20180253396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => METHOD AND DEVICE FOR INTERCONNECTING TERMINALS, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 15/760159
[patent_app_country] => US
[patent_app_date] => 2015-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5639
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15760159
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/760159 | METHOD AND DEVICE FOR INTERCONNECTING TERMINALS, AND STORAGE MEDIUM | Dec 6, 2015 | Abandoned |
Array
(
[id] => 13720837
[patent_doc_number] => 20170371373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => A DEVICE CAPABLE OF BEING OPERATED IN DIFFERENT MODES
[patent_app_type] => utility
[patent_app_number] => 15/537066
[patent_app_country] => US
[patent_app_date] => 2015-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2205
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15537066
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/537066 | A DEVICE CAPABLE OF BEING OPERATED IN DIFFERENT MODES | Dec 2, 2015 | Abandoned |
Array
(
[id] => 11431059
[patent_doc_number] => 09569376
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-14
[patent_title] => 'Method, system, and computer program product for managing shutdown and substitution of I/O enclosures'
[patent_app_type] => utility
[patent_app_number] => 14/947864
[patent_app_country] => US
[patent_app_date] => 2015-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6504
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14947864
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/947864 | Method, system, and computer program product for managing shutdown and substitution of I/O enclosures | Nov 19, 2015 | Issued |
Array
(
[id] => 13467513
[patent_doc_number] => 20180285299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => DATA COMMUNICATION CABLES WITH POWER
[patent_app_type] => utility
[patent_app_number] => 15/760955
[patent_app_country] => US
[patent_app_date] => 2015-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1816
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15760955
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/760955 | Data communication cables with power | Nov 15, 2015 | Issued |
Array
(
[id] => 12950884
[patent_doc_number] => 09836421
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-05
[patent_title] => Standardized interface for network using an input/output (I/O) adapter device
[patent_app_type] => utility
[patent_app_number] => 14/939912
[patent_app_country] => US
[patent_app_date] => 2015-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 16805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14939912
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/939912 | Standardized interface for network using an input/output (I/O) adapter device | Nov 11, 2015 | Issued |
Array
(
[id] => 11791131
[patent_doc_number] => 09400760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-26
[patent_title] => 'Information processor with tightly coupled smart memory unit'
[patent_app_type] => utility
[patent_app_number] => 14/939288
[patent_app_country] => US
[patent_app_date] => 2015-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4128
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14939288
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/939288 | Information processor with tightly coupled smart memory unit | Nov 11, 2015 | Issued |
Array
(
[id] => 11624288
[patent_doc_number] => 20170134477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'LOAD BALANCED NETWORK FILE ACCESSES'
[patent_app_type] => utility
[patent_app_number] => 14/938468
[patent_app_country] => US
[patent_app_date] => 2015-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 6685
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14938468
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/938468 | Load balanced network file accesses | Nov 10, 2015 | Issued |
Array
(
[id] => 11431078
[patent_doc_number] => 09569396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Interface with variable data rate'
[patent_app_type] => utility
[patent_app_number] => 14/931652
[patent_app_country] => US
[patent_app_date] => 2015-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 7264
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14931652
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/931652 | Interface with variable data rate | Nov 2, 2015 | Issued |
Array
(
[id] => 10764135
[patent_doc_number] => 20160110290
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'DATA CACHE AND METHOD FOR DATA CACHING'
[patent_app_type] => utility
[patent_app_number] => 14/883138
[patent_app_country] => US
[patent_app_date] => 2015-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4647
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14883138
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/883138 | DATA CACHE AND METHOD FOR DATA CACHING | Oct 13, 2015 | Abandoned |
Array
(
[id] => 10764149
[patent_doc_number] => 20160110304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'I/O MODULE, SETTING DEVICE, AND METHOD OF BUILDING PROCESS CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/881910
[patent_app_country] => US
[patent_app_date] => 2015-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 9792
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14881910
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/881910 | I/O module, setting device, and method of building process control system | Oct 12, 2015 | Issued |
Array
(
[id] => 13068725
[patent_doc_number] => 10055142
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-21
[patent_title] => Apparatus and method for command processing for a fast block input/output device
[patent_app_type] => utility
[patent_app_number] => 14/881700
[patent_app_country] => US
[patent_app_date] => 2015-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6618
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14881700
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/881700 | Apparatus and method for command processing for a fast block input/output device | Oct 12, 2015 | Issued |