
Toan K. Le
Examiner (ID: 12616, Phone: (571)272-1872 , Office: P/2825 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2824, 3722, 2825 |
| Total Applications | 1303 |
| Issued Applications | 1255 |
| Pending Applications | 5 |
| Abandoned Applications | 46 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16193889
[patent_doc_number] => 20200234738
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => MEMORY WITH NON-VOLATILE CONFIGURATIONS FOR EFFICIENT POWER MANAGEMENT AND OPERATION OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/834293
[patent_app_country] => US
[patent_app_date] => 2020-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4206
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16834293
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/834293 | Memory with non-volatile configurations for efficient power management and operation of the same | Mar 29, 2020 | Issued |
Array
(
[id] => 17380889
[patent_doc_number] => 11238910
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Control signal generator and driving method thereof
[patent_app_type] => utility
[patent_app_number] => 16/834667
[patent_app_country] => US
[patent_app_date] => 2020-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8209
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16834667
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/834667 | Control signal generator and driving method thereof | Mar 29, 2020 | Issued |
Array
(
[id] => 17152279
[patent_doc_number] => 11145366
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-12
[patent_title] => Techniques to mitigate error during a read operation to a memory array
[patent_app_type] => utility
[patent_app_number] => 16/828860
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 13099
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16828860
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/828860 | Techniques to mitigate error during a read operation to a memory array | Mar 23, 2020 | Issued |
Array
(
[id] => 16803059
[patent_doc_number] => 10998010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Systems for discharging leakage current over a range of process, voltage, temperature (PVT) conditions
[patent_app_type] => utility
[patent_app_number] => 16/823079
[patent_app_country] => US
[patent_app_date] => 2020-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16823079
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/823079 | Systems for discharging leakage current over a range of process, voltage, temperature (PVT) conditions | Mar 17, 2020 | Issued |
Array
(
[id] => 16162621
[patent_doc_number] => 20200219543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => SENSING-AMPLIFYING DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/820686
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3622
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16820686
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/820686 | SENSING-AMPLIFYING DEVICE | Mar 15, 2020 | Abandoned |
Array
(
[id] => 16888683
[patent_doc_number] => 20210174880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => SENSE CIRCUIT AND SENSING OPERATION METHOD IN FLASH MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/814952
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4006
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16814952
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/814952 | Sense circuit and sensing operation method in flash memory devices | Mar 9, 2020 | Issued |
Array
(
[id] => 16691876
[patent_doc_number] => 20210074355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/807850
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807850 | Semiconductor memory device | Mar 2, 2020 | Issued |
Array
(
[id] => 17085587
[patent_doc_number] => 20210280594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => Memory Arrays Comprising Strings Of Memory Cells And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells
[patent_app_type] => utility
[patent_app_number] => 16/807523
[patent_app_country] => US
[patent_app_date] => 2020-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7850
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16807523
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/807523 | Memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells | Mar 2, 2020 | Issued |
Array
(
[id] => 17018196
[patent_doc_number] => 11087841
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
[patent_app_type] => utility
[patent_app_number] => 16/784332
[patent_app_country] => US
[patent_app_date] => 2020-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 26
[patent_no_of_words] => 12295
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16784332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/784332 | Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations | Feb 6, 2020 | Issued |
Array
(
[id] => 15938533
[patent_doc_number] => 20200160900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => SPIN CURRENT MAGNETIZATION ROTATIONAL ELEMENT, MAGNETORESISTANCE EFFECT ELEMENT, AND MAGNETIC MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/751318
[patent_app_country] => US
[patent_app_date] => 2020-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12980
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16751318
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/751318 | Spin current magnetization rotational element, magnetoresistance effect element, and magnetic memory | Jan 23, 2020 | Issued |
Array
(
[id] => 15935569
[patent_doc_number] => 20200159418
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-21
[patent_title] => Multi-Tier Scheme for Logical Storage Management
[patent_app_type] => utility
[patent_app_number] => 16/751124
[patent_app_country] => US
[patent_app_date] => 2020-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10709
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16751124
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/751124 | Multi-tier scheme for logical storage management | Jan 22, 2020 | Issued |
Array
(
[id] => 16888651
[patent_doc_number] => 20210174848
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => DATA TRANSFERS BETWEEN A MEMORY AND A DISTRIBUTED COMPUTE ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/706437
[patent_app_country] => US
[patent_app_date] => 2019-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13510
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16706437
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/706437 | Data transfers between a memory and a distributed compute array | Dec 5, 2019 | Issued |
Array
(
[id] => 15622473
[patent_doc_number] => 20200081641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-12
[patent_title] => Flash memory controller
[patent_app_type] => utility
[patent_app_number] => 16/686200
[patent_app_country] => US
[patent_app_date] => 2019-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4853
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16686200
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/686200 | Flash memory controller | Nov 16, 2019 | Issued |
Array
(
[id] => 17395711
[patent_doc_number] => 11244733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Mitigating disturbances of memory cells
[patent_app_type] => utility
[patent_app_number] => 16/685309
[patent_app_country] => US
[patent_app_date] => 2019-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 19335
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16685309
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/685309 | Mitigating disturbances of memory cells | Nov 14, 2019 | Issued |
Array
(
[id] => 16781414
[patent_doc_number] => 20210118493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/657323
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7355
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16657323
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/657323 | Memory device | Oct 17, 2019 | Issued |
Array
(
[id] => 16668233
[patent_doc_number] => 10937486
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-03-02
[patent_title] => Compensating offsets in buffers and related systems, methods, and devices
[patent_app_type] => utility
[patent_app_number] => 16/598905
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9704
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598905
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598905 | Compensating offsets in buffers and related systems, methods, and devices | Oct 9, 2019 | Issued |
Array
(
[id] => 16609011
[patent_doc_number] => 10910024
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-02
[patent_title] => Memory device and data reading method thereof
[patent_app_type] => utility
[patent_app_number] => 16/596637
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2710
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16596637
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/596637 | Memory device and data reading method thereof | Oct 7, 2019 | Issued |
Array
(
[id] => 16308487
[patent_doc_number] => 10777292
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-15
[patent_title] => Selectable trim settings on a memory device
[patent_app_type] => utility
[patent_app_number] => 16/587283
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5037
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16587283
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/587283 | Selectable trim settings on a memory device | Sep 29, 2019 | Issued |
Array
(
[id] => 16723490
[patent_doc_number] => 20210090637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => DATA SENSING DEVICE AND DATA SENSING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/581565
[patent_app_country] => US
[patent_app_date] => 2019-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3852
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16581565
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/581565 | Data sensing device and data sensing method thereof | Sep 23, 2019 | Issued |
Array
(
[id] => 16788978
[patent_doc_number] => 10991415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => Semiconductor device performing implicit precharge operation
[patent_app_type] => utility
[patent_app_number] => 16/576621
[patent_app_country] => US
[patent_app_date] => 2019-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 2923
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16576621
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/576621 | Semiconductor device performing implicit precharge operation | Sep 18, 2019 | Issued |