Toan V. Tran

Array ( [id] => 1544969 [patent_doc_number] => 06373317 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Integrated multiplier circuit' [patent_app_type] => B1 [patent_app_number] => 09/582694 [patent_app_country] => US [patent_app_date] => 2000-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2604 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/373/06373317.pdf [firstpage_image] =>[orig_patent_app_number] => 09582694 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312505 [patent_doc_number] => 06252435 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Complementary differential amplifier with resistive loads for wide common-mode input range' [patent_app_type] => 1 [patent_app_number] => 9/679683 [patent_app_country] => US [patent_app_date] => 2000-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5335 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 343 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252435.pdf [firstpage_image] =>[orig_patent_app_number] => 679683 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4378835 [patent_doc_number] => 06288584 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Zero standby-current power-on reset circuit with Schmidt trigger sensing' [patent_app_type] => 1 [patent_app_number] => 9/679746 [patent_app_country] => US [patent_app_date] => 2000-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4600 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288584.pdf [firstpage_image] =>[orig_patent_app_number] => 679746 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312475 [patent_doc_number] => 06326835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Input/output circuit for semiconductor integrated circuit device' [patent_app_type] => 1 [patent_app_number] => 9/679509 [patent_app_country] => US [patent_app_date] => 2000-10-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 6519 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/326/06326835.pdf [firstpage_image] =>[orig_patent_app_number] => 679509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1569224 [patent_doc_number] => 06377115 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Integrated potentiometer and corresponding fabrication process' [patent_app_type] => B1 [patent_app_number] => 09/678711 [patent_app_country] => US [patent_app_date] => 2000-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2460 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/377/06377115.pdf [firstpage_image] =>[orig_patent_app_number] => 09678711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4343170 [patent_doc_number] => 06333672 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Differential logic circuit and method of use' [patent_app_type] => 1 [patent_app_number] => 9/676659 [patent_app_country] => US [patent_app_date] => 2000-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2261 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/333/06333672.pdf [firstpage_image] =>[orig_patent_app_number] => 676659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4339475 [patent_doc_number] => 06313687 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Variable impedance circuit' [patent_app_type] => 1 [patent_app_number] => 9/675400 [patent_app_country] => US [patent_app_date] => 2000-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4109 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/313/06313687.pdf [firstpage_image] =>[orig_patent_app_number] => 675400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580957 [patent_doc_number] => 06448824 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Method and apparatus for integrated circuit power up' [patent_app_type] => B1 [patent_app_number] => 09/676728 [patent_app_country] => US [patent_app_date] => 2000-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1699 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/448/06448824.pdf [firstpage_image] =>[orig_patent_app_number] => 09676728 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4336547 [patent_doc_number] => 06320430 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Method and apparatus for processing a measurement signal' [patent_app_type] => 1 [patent_app_number] => 9/675794 [patent_app_country] => US [patent_app_date] => 2000-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3668 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320430.pdf [firstpage_image] =>[orig_patent_app_number] => 675794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4353450 [patent_doc_number] => 06285232 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Driver circuit and output stabilizing method therefor' [patent_app_type] => 1 [patent_app_number] => 9/670465 [patent_app_country] => US [patent_app_date] => 2000-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 6710 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/285/06285232.pdf [firstpage_image] =>[orig_patent_app_number] => 670465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4378805 [patent_doc_number] => 06288582 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Output circuit for semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 9/666982 [patent_app_country] => US [patent_app_date] => 2000-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 21 [patent_no_of_words] => 9001 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/288/06288582.pdf [firstpage_image] =>[orig_patent_app_number] => 666982 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4298571 [patent_doc_number] => RE037452 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'At frequency phase shifting circuit for use in a quadrature clock generator' [patent_app_type] => 2 [patent_app_number] => 9/654861 [patent_app_country] => US [patent_app_date] => 2000-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3721 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/037/RE037452.pdf [firstpage_image] =>[orig_patent_app_number] => 654861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1387469 [patent_doc_number] => 06559686 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-06 [patent_title] => 'Analog envelope detector' [patent_app_type] => B1 [patent_app_number] => 09/650133 [patent_app_country] => US [patent_app_date] => 2000-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2788 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559686.pdf [firstpage_image] =>[orig_patent_app_number] => 09650133 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4294311 [patent_doc_number] => 06268756 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-31 [patent_title] => 'Fast high side switch for hard disk drive preamplifiers' [patent_app_type] => 1 [patent_app_number] => 9/649799 [patent_app_country] => US [patent_app_date] => 2000-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2372 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 203 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/268/06268756.pdf [firstpage_image] =>[orig_patent_app_number] => 649799 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1464162 [patent_doc_number] => 06351173 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-26 [patent_title] => 'Circuit and method for an integrated level shifting latch' [patent_app_type] => B1 [patent_app_number] => 09/648721 [patent_app_country] => US [patent_app_date] => 2000-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4199 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/351/06351173.pdf [firstpage_image] =>[orig_patent_app_number] => 09648721 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7635883 [patent_doc_number] => 06380777 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Output driver having controlled slew rate' [patent_app_type] => B1 [patent_app_number] => 09/641412 [patent_app_country] => US [patent_app_date] => 2000-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 2610 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 7 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/380/06380777.pdf [firstpage_image] =>[orig_patent_app_number] => 09641412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387819 [patent_doc_number] => 06304122 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Low power LSSD flip flops and a flushable single clock splitter for flip flops' [patent_app_type] => 1 [patent_app_number] => 9/641425 [patent_app_country] => US [patent_app_date] => 2000-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 22 [patent_no_of_words] => 5737 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304122.pdf [firstpage_image] =>[orig_patent_app_number] => 641425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4268424 [patent_doc_number] => 06259306 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Control system for a bidirectional switch with two transistors' [patent_app_type] => 1 [patent_app_number] => 9/638558 [patent_app_country] => US [patent_app_date] => 2000-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 4546 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259306.pdf [firstpage_image] =>[orig_patent_app_number] => 638558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4312455 [patent_doc_number] => 06252431 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-26 [patent_title] => 'Shared PMOS sense amplifier' [patent_app_type] => 1 [patent_app_number] => 9/636475 [patent_app_country] => US [patent_app_date] => 2000-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2321 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/252/06252431.pdf [firstpage_image] =>[orig_patent_app_number] => 636475 [rel_patent_id] =>[rel_patent_doc_number] =>)