Toan V. Tran

Array ( [id] => 1371113 [patent_doc_number] => 06570411 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-27 [patent_title] => 'Switched-capacitor structures with reduced distortion and noise and enhanced isolation' [patent_app_type] => B1 [patent_app_number] => 10/174909 [patent_app_country] => US [patent_app_date] => 2002-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3596 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/570/06570411.pdf [firstpage_image] =>[orig_patent_app_number] => 10174909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1387773 [patent_doc_number] => 06559705 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-05-06 [patent_title] => 'Circuit arrangement' [patent_app_type] => B1 [patent_app_number] => 10/173345 [patent_app_country] => US [patent_app_date] => 2002-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3044 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/559/06559705.pdf [firstpage_image] =>[orig_patent_app_number] => 10173345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419623 [patent_doc_number] => 06529056 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-04 [patent_title] => 'Circuit with FET transistor pair' [patent_app_type] => B1 [patent_app_number] => 10/172484 [patent_app_country] => US [patent_app_date] => 2002-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3974 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/529/06529056.pdf [firstpage_image] =>[orig_patent_app_number] => 10172484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1273731 [patent_doc_number] => 06653882 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-11-25 [patent_title] => 'Output drivers for IC' [patent_app_type] => B2 [patent_app_number] => 10/166981 [patent_app_country] => US [patent_app_date] => 2002-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 5128 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/653/06653882.pdf [firstpage_image] =>[orig_patent_app_number] => 10166981 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354372 [patent_doc_number] => 06583652 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'Highly linear programmable transconductor with large input-signal range' [patent_app_type] => B1 [patent_app_number] => 10/159009 [patent_app_country] => US [patent_app_date] => 2002-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6479 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/583/06583652.pdf [firstpage_image] =>[orig_patent_app_number] => 10159009 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1424325 [patent_doc_number] => 06518819 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-02-11 [patent_title] => 'Push-pull output stage for digital signals with regulated output levels' [patent_app_type] => B2 [patent_app_number] => 10/157636 [patent_app_country] => US [patent_app_date] => 2002-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3983 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/518/06518819.pdf [firstpage_image] =>[orig_patent_app_number] => 10157636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1413378 [patent_doc_number] => 06535031 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-18 [patent_title] => 'Programmable logic integrated circuit devices with low voltage differential signaling capabilities' [patent_app_type] => B1 [patent_app_number] => 10/146438 [patent_app_country] => US [patent_app_date] => 2002-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 5822 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/535/06535031.pdf [firstpage_image] =>[orig_patent_app_number] => 10146438 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1419681 [patent_doc_number] => 06529061 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-03-04 [patent_title] => 'Semiconductor device' [patent_app_type] => B1 [patent_app_number] => 10/118251 [patent_app_country] => US [patent_app_date] => 2002-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 4077 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/529/06529061.pdf [firstpage_image] =>[orig_patent_app_number] => 10118251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6863928 [patent_doc_number] => 20030189454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-09 [patent_title] => 'METHOD OF FORMING A SWITCHING DEVICE AND STRUCTURE THEREFOR' [patent_app_type] => new [patent_app_number] => 10/117209 [patent_app_country] => US [patent_app_date] => 2002-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4697 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20030189454.pdf [firstpage_image] =>[orig_patent_app_number] => 10117209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1367083 [patent_doc_number] => 06573761 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'Timebase for sampling an applied signal having a synchronous trigger' [patent_app_type] => B1 [patent_app_number] => 10/117954 [patent_app_country] => US [patent_app_date] => 2002-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3723 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/573/06573761.pdf [firstpage_image] =>[orig_patent_app_number] => 10117954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1331868 [patent_doc_number] => 06600363 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-07-29 [patent_title] => 'Folded floating-gate differential pair amplifier' [patent_app_type] => B2 [patent_app_number] => 10/116848 [patent_app_country] => US [patent_app_date] => 2002-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2249 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/600/06600363.pdf [firstpage_image] =>[orig_patent_app_number] => 10116848 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6728159 [patent_doc_number] => 20030184349 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'SYSTEM AND METHOD TO SPEED-UP OPERATION OF A DRIVER' [patent_app_type] => new [patent_app_number] => 10/114516 [patent_app_country] => US [patent_app_date] => 2002-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5135 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20030184349.pdf [firstpage_image] =>[orig_patent_app_number] => 10114516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7630843 [patent_doc_number] => 06636089 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-10-21 [patent_title] => 'Power supply detection device' [patent_app_type] => B2 [patent_app_number] => 10/113859 [patent_app_country] => US [patent_app_date] => 2002-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4266 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/636/06636089.pdf [firstpage_image] =>[orig_patent_app_number] => 10113859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1289578 [patent_doc_number] => 06639431 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-10-28 [patent_title] => 'Differential input comparator' [patent_app_type] => B1 [patent_app_number] => 10/112370 [patent_app_country] => US [patent_app_date] => 2002-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2469 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/639/06639431.pdf [firstpage_image] =>[orig_patent_app_number] => 10112370 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6171232 [patent_doc_number] => 20020153927 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'Signal hold circuit' [patent_app_type] => new [patent_app_number] => 10/107707 [patent_app_country] => US [patent_app_date] => 2002-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5739 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20020153927.pdf [firstpage_image] =>[orig_patent_app_number] => 10107707 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1331815 [patent_doc_number] => 06600357 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-29 [patent_title] => 'High voltage level shifter' [patent_app_type] => B1 [patent_app_number] => 10/106944 [patent_app_country] => US [patent_app_date] => 2002-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3404 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/600/06600357.pdf [firstpage_image] =>[orig_patent_app_number] => 10106944 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5901917 [patent_doc_number] => 20020140466 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-03 [patent_title] => 'Output circuit of semiconductor circuit wtih power consumption reduced' [patent_app_type] => new [patent_app_number] => 10/105375 [patent_app_country] => US [patent_app_date] => 2002-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5905 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20020140466.pdf [firstpage_image] =>[orig_patent_app_number] => 10105375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5901951 [patent_doc_number] => 20020140476 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-03 [patent_title] => 'Dynamic slew-rate booster for CMOS-opamps' [patent_app_type] => new [patent_app_number] => 10/106730 [patent_app_country] => US [patent_app_date] => 2002-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1693 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20020140476.pdf [firstpage_image] =>[orig_patent_app_number] => 10106730 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1311807 [patent_doc_number] => 06617883 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-09 [patent_title] => 'Dual differential input comparators with integrated phase detector' [patent_app_type] => B1 [patent_app_number] => 10/106701 [patent_app_country] => US [patent_app_date] => 2002-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 5393 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/617/06617883.pdf [firstpage_image] =>[orig_patent_app_number] => 10106701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1426088 [patent_doc_number] => 06515528 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-02-04 [patent_title] => 'Flip-flop circuit' [patent_app_type] => B1 [patent_app_number] => 10/009113 [patent_app_country] => US [patent_app_date] => 2002-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3034 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 379 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/515/06515528.pdf [firstpage_image] =>[orig_patent_app_number] => 10009113 [rel_patent_id] =>[rel_patent_doc_number] =>)