
Toan V. Tran
Examiner (ID: 12257)
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2504, 2816, 2899, 3621 |
| Total Applications | 1179 |
| Issued Applications | 1083 |
| Pending Applications | 23 |
| Abandoned Applications | 72 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1317137
[patent_doc_number] => 06611163
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-08-26
[patent_title] => 'Switched capacitor scheme for offset compensated comparators'
[patent_app_type] => B1
[patent_app_number] => 10/102291
[patent_app_country] => US
[patent_app_date] => 2002-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1556
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/611/06611163.pdf
[firstpage_image] =>[orig_patent_app_number] => 10102291
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/102291 | Switched capacitor scheme for offset compensated comparators | Mar 19, 2002 | Issued |
Array
(
[id] => 7646870
[patent_doc_number] => 06476648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-11-05
[patent_title] => 'High-speed, low-power sample and hold circuit'
[patent_app_type] => B2
[patent_app_number] => 10/100535
[patent_app_country] => US
[patent_app_date] => 2002-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2392
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/476/06476648.pdf
[firstpage_image] =>[orig_patent_app_number] => 10100535
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/100535 | High-speed, low-power sample and hold circuit | Mar 17, 2002 | Issued |
Array
(
[id] => 1354016
[patent_doc_number] => 06580300
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-06-17
[patent_title] => 'Polyphase signal generator'
[patent_app_type] => B2
[patent_app_number] => 10/098521
[patent_app_country] => US
[patent_app_date] => 2002-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 3252
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/580/06580300.pdf
[firstpage_image] =>[orig_patent_app_number] => 10098521
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/098521 | Polyphase signal generator | Mar 17, 2002 | Issued |
Array
(
[id] => 1322672
[patent_doc_number] => 06605975
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-08-12
[patent_title] => 'Integrated circuit'
[patent_app_type] => B2
[patent_app_number] => 10/084454
[patent_app_country] => US
[patent_app_date] => 2002-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2352
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/605/06605975.pdf
[firstpage_image] =>[orig_patent_app_number] => 10084454
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/084454 | Integrated circuit | Feb 27, 2002 | Issued |
Array
(
[id] => 1345765
[patent_doc_number] => 06590429
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-07-08
[patent_title] => 'Data receivers for reproducing data input signals and methods for detecting data signals in data input receivers'
[patent_app_type] => B2
[patent_app_number] => 10/086675
[patent_app_country] => US
[patent_app_date] => 2002-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 5286
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/590/06590429.pdf
[firstpage_image] =>[orig_patent_app_number] => 10086675
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/086675 | Data receivers for reproducing data input signals and methods for detecting data signals in data input receivers | Feb 27, 2002 | Issued |
Array
(
[id] => 1289565
[patent_doc_number] => 06639430
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-10-28
[patent_title] => 'High speed latch comparators'
[patent_app_type] => B2
[patent_app_number] => 10/083463
[patent_app_country] => US
[patent_app_date] => 2002-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 17659
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/639/06639430.pdf
[firstpage_image] =>[orig_patent_app_number] => 10083463
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/083463 | High speed latch comparators | Feb 26, 2002 | Issued |
Array
(
[id] => 5918716
[patent_doc_number] => 20020113636
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-22
[patent_title] => 'Ferroelectric non-volatile logic elements'
[patent_app_type] => new
[patent_app_number] => 10/076058
[patent_app_country] => US
[patent_app_date] => 2002-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 16234
[patent_no_of_claims] => 80
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20020113636.pdf
[firstpage_image] =>[orig_patent_app_number] => 10076058
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/076058 | Ferroelectric non-volatile logic elements | Feb 11, 2002 | Issued |
Array
(
[id] => 7623383
[patent_doc_number] => 06686782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-03
[patent_title] => 'Power supply voltage detection circuit'
[patent_app_type] => B2
[patent_app_number] => 10/053552
[patent_app_country] => US
[patent_app_date] => 2002-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 28
[patent_no_of_words] => 9566
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 25
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/686/06686782.pdf
[firstpage_image] =>[orig_patent_app_number] => 10053552
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/053552 | Power supply voltage detection circuit | Jan 23, 2002 | Issued |
Array
(
[id] => 1383024
[patent_doc_number] => 06563360
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-13
[patent_title] => 'System for controlling electrical signal level'
[patent_app_type] => B1
[patent_app_number] => 10/046842
[patent_app_country] => US
[patent_app_date] => 2002-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 4639
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/563/06563360.pdf
[firstpage_image] =>[orig_patent_app_number] => 10046842
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/046842 | System for controlling electrical signal level | Jan 14, 2002 | Issued |
Array
(
[id] => 1407247
[patent_doc_number] => 06542024
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'Circuits and methods for controlling transients during audio device power-down, and systems using the same'
[patent_app_type] => B1
[patent_app_number] => 10/047346
[patent_app_country] => US
[patent_app_date] => 2002-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 1870
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/542/06542024.pdf
[firstpage_image] =>[orig_patent_app_number] => 10047346
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/047346 | Circuits and methods for controlling transients during audio device power-down, and systems using the same | Jan 13, 2002 | Issued |
Array
(
[id] => 1387484
[patent_doc_number] => 06559687
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-06
[patent_title] => 'Rail-to-rail CMOS comparator'
[patent_app_type] => B1
[patent_app_number] => 10/047285
[patent_app_country] => US
[patent_app_date] => 2002-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3839
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/559/06559687.pdf
[firstpage_image] =>[orig_patent_app_number] => 10047285
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/047285 | Rail-to-rail CMOS comparator | Jan 13, 2002 | Issued |
Array
(
[id] => 1422128
[patent_doc_number] => 06512405
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-28
[patent_title] => 'Oscillator bias variation mechanism'
[patent_app_type] => B1
[patent_app_number] => 10/046054
[patent_app_country] => US
[patent_app_date] => 2002-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7333
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/512/06512405.pdf
[firstpage_image] =>[orig_patent_app_number] => 10046054
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/046054 | Oscillator bias variation mechanism | Jan 13, 2002 | Issued |
Array
(
[id] => 1591710
[patent_doc_number] => 06483352
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-19
[patent_title] => 'Current mirror sense amplifier'
[patent_app_type] => B1
[patent_app_number] => 10/047612
[patent_app_country] => US
[patent_app_date] => 2002-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2291
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/483/06483352.pdf
[firstpage_image] =>[orig_patent_app_number] => 10047612
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/047612 | Current mirror sense amplifier | Jan 13, 2002 | Issued |
Array
(
[id] => 6781493
[patent_doc_number] => 20030062940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-03
[patent_title] => 'Method and system for reducing hazards in a flip-flop'
[patent_app_type] => new
[patent_app_number] => 10/044458
[patent_app_country] => US
[patent_app_date] => 2002-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7513
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0062/20030062940.pdf
[firstpage_image] =>[orig_patent_app_number] => 10044458
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/044458 | Method and system for reducing hazards in a flip-flop | Jan 10, 2002 | Issued |
Array
(
[id] => 1371177
[patent_doc_number] => 06570416
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-05-27
[patent_title] => 'Lossless gate driver circuit'
[patent_app_type] => B1
[patent_app_number] => 10/044693
[patent_app_country] => US
[patent_app_date] => 2002-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2316
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/570/06570416.pdf
[firstpage_image] =>[orig_patent_app_number] => 10044693
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/044693 | Lossless gate driver circuit | Jan 10, 2002 | Issued |
Array
(
[id] => 1407000
[patent_doc_number] => 06531902
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-11
[patent_title] => 'Line driver operative from a single supply and method for supplying voltages to a load'
[patent_app_type] => B1
[patent_app_number] => 10/044726
[patent_app_country] => US
[patent_app_date] => 2002-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4702
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/531/06531902.pdf
[firstpage_image] =>[orig_patent_app_number] => 10044726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/044726 | Line driver operative from a single supply and method for supplying voltages to a load | Jan 10, 2002 | Issued |
Array
(
[id] => 6520935
[patent_doc_number] => 20020109075
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-15
[patent_title] => 'DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit'
[patent_app_type] => new
[patent_app_number] => 10/041593
[patent_app_country] => US
[patent_app_date] => 2002-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 22086
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0109/20020109075.pdf
[firstpage_image] =>[orig_patent_app_number] => 10041593
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/041593 | DC offset cancellation circuit, differential amplification circuit with DC offset cancellation circuit, photo-electric pulse conversion circuit, pulse shaping circuit, and pulse generation circuit | Jan 9, 2002 | Issued |
Array
(
[id] => 1425705
[patent_doc_number] => 06507224
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-14
[patent_title] => 'High speed input receiver for generating pulse signal'
[patent_app_type] => B1
[patent_app_number] => 10/038171
[patent_app_country] => US
[patent_app_date] => 2002-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3751
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/507/06507224.pdf
[firstpage_image] =>[orig_patent_app_number] => 10038171
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/038171 | High speed input receiver for generating pulse signal | Jan 2, 2002 | Issued |
Array
(
[id] => 1429822
[patent_doc_number] => 06504404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-07
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => B2
[patent_app_number] => 10/033924
[patent_app_country] => US
[patent_app_date] => 2002-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 4313
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/504/06504404.pdf
[firstpage_image] =>[orig_patent_app_number] => 10033924
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/033924 | Semiconductor integrated circuit | Jan 2, 2002 | Issued |
Array
(
[id] => 6171284
[patent_doc_number] => 20020153944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-24
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => new
[patent_app_number] => 10/033927
[patent_app_country] => US
[patent_app_date] => 2002-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6641
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20020153944.pdf
[firstpage_image] =>[orig_patent_app_number] => 10033927
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/033927 | Semiconductor integrated circuit | Jan 2, 2002 | Issued |